# UPPSC Polytechnic Lecturer Syllabus COMPUTER Paper –I

- Computer Organization and Architecture : Functional units of digital system and their interconnections, buses, bus architecture, types of buses and bus arbitration. Register bus and memory transfer, Processor organization, general registers organization, stack organization and addressing modes. Arithmetic and Logic Unit, Control Unit, Memory, Input/output devices, interfaces and ports, Interrupts and exceptions. Modes of Data Transfer, Synchronous & asynchronous communication, standard communication interfaces.
- 2. Data Structures : Elementary Data Organization, Built in Data Types in C/C++/JAVA. Algorithm, Efficiency of an Algorithm, Time and Space Complexity, Asymptotic notations : Big Oh, Big Theta and Big Omega, Time-Space trade-off. Abstract Data Types (ADT), Arrays and Application of arrays, parse Matrices and their representations. Linked lists, Stacks, Queues, Searching and sorting Graphs, Tree, Binary Tree and its applications, Hashing, B+ tree.
- 3. Discrete Structures & Theory of Logic : Set Theory, Relations, Functions, Natural Numbers, Proof Methods, Proof counter example, Proof by contradiction. Algebraic Structures, Lattices, Propositional Logic, Graphs, Combinatorics.
- 4. Database Management Systems : Database System vs File System, Database System Concept and Architecture, Data Model Schema and Instances, Data Independence and Database Language and Interfaces, Data Definitions Language, DML, Overall Database Structure. Data Modeling Using the Entity Relationship and enhanced E-R, Relational data Model and Language, Relational Algebra, Relational Calculus, Tuple and Domain Calculus. SQL, Data Base Design & Normalization, NoSQL, Transaction Processing, Concurrency Control Techniques, Web Interface to DBMS, OO database, Case Studies of commercial DBMS.
- 5. Design and Analysis of Algorithm : Algorithms and its analysis, Complexity of Algorithms, Growth of Functions, Performance Measurements, Sorting and Order Statistics, Red-Black Trees, B-Trees, Binomial Heaps, Fibonacci Heaps, Tries, Skip List, Divide and Conquer with Examples Such as Sorting, Matrix Multiplication, Convex Hull and Searching. Greedy Methods : Optimal Reliability Allocation, Knapsack, Minimum Spanning Trees Prim's and Kruskal's Algorithms, Single Source Shortest Paths –Dijkstra's and Bellman Ford Algorithms, Dynamic Programming such as Knapsack. All Pair Shortest Paths Warshal's and Floyd's Algorithms, Resource Allocation Problem. Backtracking, Branch and Bound techniques such as Travelling Salesman Problem, Graph Coloring, n-Queen Problem, Hamiltonian Cycles and Sum of Subsets. Algebraic Computation, Fast Fourier Transform, String Matching, Theory of NP-Completeness, Approximation Algorithms and Randomized Algorithms.
- 6. Computer Networks : Goals and Applications of Networks, Network structure and architecture, The OSI reference model, services, Network Topology Design, Physical Layer Transmission Media, Switching methods, ISDN, Terminal Handling, Medium Access sub layer Channel Allocations, LAN protocols ALOHA protocols Overview of IEEE standards FDDI. Data Link Layer Elementary Data Link Protocols, Sliding Window protocols, Error Handling. Network Layer Point to Point Networks, routing, Congestion control Internetworking TCP/IP, IP packet, IP address, IPv6. Transport Layer Design issues,

connection management, Session Layer-Design issues, remote procedure call, Presentation Layer-Design issues, Data compression techniques, cryptography – TCP – Window Management. Application Layer : File Transfer, Access and Management, Electronic mail, Virtual Terminals, Other application. Internet and Public Networks, Peer to Peer Network.

- 7. Principles of Programming Languages : Role of Programming Languages, Programming Paradigms, Programming Environments, Language Description : Syntactic Structure, Language Translation Issues : Programming Language Syntax, Stages in Translation, Formal Translation Models, Data Types, and Basic Statements, Binding, Type Checking, Scope, Scope Rules, Lifetime and Garbage Collection, Primitive Data Types, Strings, Array Types, Associative Arrays, Record Types, Union Types, Pointers and References, Arithmetic Expressions, Overloaded Operators, Type Conversions, Relational and Boolean Expression, Assignment Statements, Mixed Mode Assignments, Control Structures, Selection, Iterations, Branching, Guarded Statements, Subprograms and Implementations, Design Issues for Functions, Semantics of Call and Return, Implementing Simple Subprograms, Stack and Dynamic Local Variables, Nested Subprograms, Dynamic Scoping. Object-Orientation, Concurrency and Event Handling, Object Oriented Programming using C++ and Java, Functional and Logic Programming Languages.
- 8. Software Project Management : Fundamentals of Software Project Management (SPM), Software Project Planning, Software Project Estimation, Project Organization and Scheduling Project Elements, Project Life Cycle and Product Life Cycle, Ways to Organize Personnel, Project Schedule, Scheduling Objectives, Building the Project Schedule, Scheduling Terminology and Techniques, Network Diagrams : PERT, CPM, Bar Charts : Earned Value Analysis, Earned Value Indicators : Budgeted Cost for Work Scheduled (BCWS), Cost Variance (CV), Schedule Variance (SV), Cost Performance Index (CPI), Schedule Performance Index (SPI), Interpretation of Earned Value Indicators, Error Tracking, Software Reviews, Software Quality Assurance and Testing, Project Management and Project Management Tools, Planning and Scheduling Management, Risk Management, Cost Benefit Analysis, SPM Tools : CASE Tools, Planning and Scheduling Tools, MS-Project.
- 9. Cyber Security : Information Systems, its types and development, Information Security and its Need, Threats to Information Systems, Information Assurance, Cyber Security, and Security Risk Analysis Application Security : Database, E-mail and Internet, Data Security Considerations : Backups, Archival Storage and Disposal of Data: Milestone Charts, Gantt Charts, Dimensions of Project, Monitoring & Control, Security Technology, Firewall and VPNs Intrusion Detection, Access Control, Security Threats-Viruses, Worms, Trojan Horse, Bombs, Trapdoors, Spoofs, E-mail Viruses, Macro Viruses, Malicious Software, Network and Denial of Service Attack, Security Threats to E-Commerce-Electronic Payment System, e-Cash, Credit/Debit Cards. Digital Signature, Public Key Cryptography, Developing Secure Information Systems, Information Security Governance & Risk Management, Security Architecture & Design Security Issues in Hardware, Data Storage & Downloadable Devices, Physical Security of IT Assets, Access Control, CCTV and Intrusion Detection Systems, Backup Security Measures. Security Policies : Development of Policies, WWW Policies, Email Security Policies, Policy Review Process-Corporate Policies-Sample Security Policies, Publishing and Notification Requirement of the Policies. Evolving Technology Security - Mobile, Cloud, Outsourcing, SCM, Information Security Standards : ISO, IT Act, Copyright Act, Patent Law, IPR, Cyber Laws in India, IT Act 2000 Provisions, Intellectual Property Law, Software License, Semiconductor Law and Patent Law. Corporate Security.
- **10.** Theory of Computation :

### Paper-II


- 1. **Operating Systems :** Operating System definition, function and services, Types and features, Operating System Structure-Layered structure, System Components, Reentrant Kernels, Monolithic and Microkernel Systems, System Calls types, System Programs, Process and Thread : process states, process control block, Inter process communication; Process Synchronization : Classical problems of synchronization, Concurrent Processes CPU Scheduling Criteria and Algorithms, Memory Management, File management, Device Management and Disk scheduling, File Management, UNIX Commands and utilities, Linux : System components, Process management, scheduling, memory management, Networking software layers, Security, various editors, I/O devices, IPC.
- 2. Computer Graphics : Types of computer graphics, Graphic Displays, Random scan displays, Raster scan displays, Frame buffer and video controller, Points and lines drawing algorithms, Circle generating algorithms and parallel version of these algorithms, Basic and Composite Transformations, Reflections and shearing. Windowing and Clipping, 3-D Geometric Primitives, representation, Transformation, projections and Clipping, Curves and Surfaces, Hidden Lines and Surfaces.
- **3.** Artificial Intelligence : Introduction, Foundations and History of Artificial Intelligence, Applications of Artificial Intelligence, Intelligent Agents, Structure of Intelligent Agents. Computer vision, Natural language Possessing, strategies, Informed search strategies and algorithms, Knowledge Representation & Reasoning Machine Learning, Pattern Recognition.
- 4. **Compiler Design :** Phases and passes, Bootstrapping, Finite state machines and regular expressions and their applications to lexical analysis, Optimization of DFA-Based Pattern Matchers implementation of lexical analysis, Formal grammars and their application to syntax analysis, BNF notation, ambiguity, YACC. The syntactic specification of programming languages : Context free grammars, derivation and parse trees, capabilities of CFG, Parsing Techniques, Syntax-directed Translation, Symbol Tables, Run-Time Administration, Error Detection & Recovery, Code Generation and Code optimization.
- 5. Software Engineering : Introduction, Software life-cycle models, Software requirements, Requirements Specification, Software design and Software user interface design, Coding Issues, Software integration and testing, Software support processes and Quality Assurance, IEEE Software Engineering Standards, Software maintenance, Software reuse, SOFTWARE TESTING & AUDIT.
- 6. **Distributed System :** Characterization of Distributed Systems, Theoretical Foundation for Distributed System, Distributed Mutual Exclusion, Distributed Deadlock Detection, Agreement Protocols, Distributed Resource Management, Failure Recovery in Distributed Systems, Transactions and Concurrency.
- 7. Web Technologies : Introduction and Web Development Strategies, Protocols Governing Web, Writing Web Projects, Internet services and tools, Client-server computing. Core Java, Web Page Designing, XML, DOM and SAX, Dynamic HTML, Scripting, Networking, Enterprise Java Bean, Java Database Connectivity (JDBC), Merging Data from Multiple Tables, Servlets, Handling HTTP get and post Requests, Redirecting Requests to Other Resources, Session Tracking, Cookies, Session Tracking with Http Session, Java Server Pages (JSP)
- 8. Image Processing : Digital Image Fundamentals : Steps in Digital Image Processing-Components-Elements of Visual Perception - Image Sensing and Acquisition - Image Sampling and Quantization -Relationships between pixels - Color image fundamentals - RGB, HSI models, Two-dimensional mathematical preliminaries, 2D transforms - DFT, DCT. Image Enhancement : Spatial Domain : Gray level transformations - Histogram processing - Basics of Spatial Filtering - Smoothing and Sharpening Spatial Filtering, Frequency Domain : Introduction to Fourier Transform - Smoothing and Sharpening frequency domain filters - Ideal, Butterworth and Gaussian filters, Homomorphic filtering, Color image enhancement. Image Restoration : Image Restoration – degradation model, Properties, Noise models – Mean Filters – Order Statistics - Adaptive filters - Band reject Filters - Band pass Filters - Notch Filters - Optimum Notch Filtering – Inverse Filtering – Wiener filtering, Image Segmentation : Edge detection, Edge linking via Hough transform - Thresholding - Region based segmentation - Region growing - Region splitting and merging - Morphological processing - erosion and dilation, Segmentation by morphological watersheds basic concepts - Dam construction - Watershed segmentation algorithm. Image Compression and Recognition : Need for data compression, Huffman, Run Length Encoding, Shift codes, Arithmetic coding, JPEG standard, MPEG. Boundary representation, Boundary description, Fourier Descriptor, Regional Descriptors – Topological feature, Texture – Patterns and Pattern classes – Recognition based on matching.
- 9. Soft Computing : Neural Networks, Fuzzy Logic and Genetic Algorithm (GA).
- 10. High Performance Computing : Grid Computing, Cluster Computing Beowulf Cluster, Cloud Computing.

### **COMPUTER SCIENCE & ENGINEERING/INFORMATION TECHNOLOGY AE Previous Exam Papers Analysis Chart**

Sl No.	Exam	Proposed Year	Question Paper	Total Question
110.	IIttar Pradesh Pul	Dic Service Commission	Тарсі	Question
1.	UPPSC Asstt. Teacher (Trained Graduate			120
1.	Grade) LT Grade	23.07.2010		120
		er Corporation Limited		
2.	UPPCL AE	2014		150
3.	UPPCL AE	18.05.2016		150
4.	UPPCL AE	12.11.2016		150
	Union Public S	ervice Commission		
5.	UPSC Senior Scientific Officer Grade - II	16.07.2017		100
6.	UPSC Poly. Lect.	10.03.2019		100
	Graduate Aptitude Te	est in Engineering (GAT	E)	•
7.	GATE	2021	Shift-I	55
8.	GATE	2021	Shift-II	55
9.	GATE	2020		55
10.	GATE	2019		55
11.	GATE	2018		55
12.	GATE	2017	Shift-I	55
13.	GATE	2017	Shift-II	55
14.	GATE	2016	Shift-I	55
15.	GATE	2016	Shift-II	55
16.	GATE	2015	Shift-I	55
17.	GATE	2015	Shift-II	55
18.	GATE	2015	Shift-III	55
19.	GATE	2014	Shift-I	55
20.	GATE	2014	Shift-II	55
21.	GATE	2014	Shift-III	55
22.	GATE	2013		55
23.	GATE	2012		55
24.	GATE	2011		55
		esearch Organisation		
25.	ISRO Scientists/Engineer	12.01.2020		80
26.	ISRO Scientists/Engineer	22.04.2018		80
27.	ISRO Scientists/Engineer	27.05.2017		80
28.	ISRO Scientists/Engineer	17.12.2017		80
29.	ISRO Scientists/Engineer	03.07.2016		80
30.	ISRO Scientists/Engineer	11.10.2015	1	80
31.	ISRO Scientists/Engineer	24.05.2014	1	80
32.	ISRO Scientists/Engineer	12.05.2013	1	80
33.	ISRO Scientists/Engineer	2011	1	80
<u>34</u> .	ISRO Scientists/Engineer	2009	1	80
35.	ISRO Scientists/Engineer	2008	1	80
36.	ISRO Scientists/Engineer	2007	1	80
		c Service Commission	1	
37.	RPSC ACF & FRO Gr-I Comp.	23.02.2021		120
	App./Science			
38.	RPSC ACF & FRO Gr-I Comp. Engg.	23.02.2021		120
39.	RPSC Vice Principal/Suptdt. (CS)	05.11.2019		100
40.	RPSC Vice Principal/Suptdt. (IT)	06.11.2019		100
41.	RPSC Vice Principal/Suptdt. (IT)	14.02.2016	1	100
42.	RPSC Vice Principal/Suptdt. (CS)	14.02.2016	1	100
43.	RPSC Lect.	2014	1	100
			1	


	Chhatt	isgarh PSC				
45.	CGPSC Asstt. Prof. (CS)	21.05.2016	100			
46.	CGPSC Asstt. Prof. (Computer	20.05.2016	100			
	Application)					
47.	CGPSC Asstt. Prof. (IT)	31.05.2016	100			
	Gujarat Public	Service Commission				
48.	GPSC Asstt. Prof.	30.06.2021	200			
49.	GPSC Asstt. Manager (IT) (GMDC)	13.12.2020	200			
50.	GPSC Asstt. Prof. (CS)	2016	100			
51.	GPSC Asstt. Prof. (IT)	2016	100			
		blic Service Commission				
52.	MPPSC Forest Service Exam	2014	150			
	National Institute of Electro		logy			
53.	NIELIT Scientists – B (CS)	22.07.2017	60			
54.	NIELIT Scientists – B (IT)	22.07.2017	60			
55.	NIELIT Scientists – B (CS)	04.12.2016	60			
56.	NIELIT Scientists – B (IT)	04.12.2016	60			
	Bihar Public S	ervice Commission				
57.	BPSC Asstt. Prof.	21.09.2021	80			
		Pradesh PSC				
58.	APPSC Lect. Comp. App. and Comp.	16.09.2021	150			
	Science (Degree College)	10.09.2021	100			
59.	APPSC Poly. Lect.	13.03.2020	150			
59. 60.	APPSC Lect. Comp. Science (Degree	2016	150			
	College)	2010	100			
61.	APPSC Lect. Comp. App. and Comp.	2016	150			
01.	Science (Degree College)	2010	150			
		Service Commission				
52.	PPSC Poly. Lect. (CS)	07.05.2017	100			
63.	PPSC Poly. Lect. (IT)	2016	100			
55. 54.	PPSC Civil Supplies Corp. Ltd.	13.11.2011	100			
65.	PPSC Network Engineer	2014	100			
55.		rala PSC	100			
56.	Kerala PSC Asstt. Prof.	27.10.2016	80			
50. 57.	Kerala PSC Asstt. Prof.	27.09.2016	80			
57. 58.	Kerala PSC Poly. Lect.	28.01.2015	80			
58. 59.	Kerala PSC Poly. Lect.	23.11.2015	80			
59.	5	ataka PSC	80			
70.	Karnataka PSC Computer Science Teacher	16.10.2017	100			
70. 71.	Karnataka PSC Computer Science Teacher		100			
/1. 72.	GESCOM AE	31.05.2017 2011	100			
12.			100			
72		nadu PSC	100			
73.	TNPSC Asstt. System Engineer & Asstt.	2019	100			
7.4	System Analyst	2019	C A			
74.	TANGEDCO AE	2018	64			
75.	TRB Poly. Lect. (CS)	2017	150			
76.	TRB Poly. Lect. (IT)	2017	150			
77.	TNPSC Deputy Manager (IT) Paper-I	2016	100			
78.	TNPSC Deputy Manager (IT) Paper-II	2016	100			
79.	TRB Asstt. Prof. (CS)	2014	150			
Telangana PSC						
80.	TSPSC Manager	2015	150			
			Total 7514			

### **Trends Analysis of Computer Science Engineering and IT Through Pie Chart and Bar Graph**



#### Paper-I

### Paper-II



## 01. COMPUTER ORGANIZATION AND ARCHITECTURE

Functional units of digital system and their interconnections, buses, bus architecture, types of buses and bus arbitration. Register bus and memory transfer, Processor organization, general registers organization, stack organization and addressing modes. Arithmetic and Logic Unit, Control Unit, Memory, Input/output devices, interfaces and ports, Interrupts and exceptions. Modes of Data Transfer, Synchronous & Asynchronous Communication, Standard Communication Interfaces.

1.	Which is not a valid register of a DMA controller?(a) Program counter (c) Control register(b) Word count register (d) Address register RPSC VPITI 2018 (CS). (a) :	6.	Two eight bit bytes 1100 0011 and 0100 1100 are added. What are the values of the overflow, carry and zero flags respectively, if the arithmetic unit of the CPU uses 2's complement form? (a) 0, 1, 1' (b) 1, 1, 0
2.	Which is not a valid characteristic of RISC		(c) 1, 0, 1 (d) 0, 1, 0
	processor ?		ISRO Scientist/Engineer 2013
	(a) Memory access limited to load/store	Ans.	(d):
	instructions	7.	A processor is fetching instructions at the rate
	(b) Variable length instruction formats		of 1 MIPS, A DMA module is used to transfer
	(c) Single cycle instruction execution		characters to RAM from a device transmitting
	(d) Hardwired rather than microprogrammed		at 9600 bps. How much time will the processor
	control unit		be slowed down due to DMA activity?(a) 9.6 ms(b) 4.8 ms
	RPSC VPITI 2018 (CS)		(a) $\frac{1}{2.4}$ ms (b) $\frac{1}{4.8}$ ms (c) $\frac{1}{2.4}$ ms (d) $\frac{1}{2.2}$ ms
	. (b) :		ISRO Scientist/Engineer 2013
3.	A particular disk unit uses a bit string to	Ans.	
	record the occupancy or vacancy of its tracks,	8.	A pipeline P operating at 400 MHz has a
	with 0 denoting vacant and 1 for occupied. A	0.	speedup factor of 6 and operating at 70%
	32-bit segment of this string has hexadecimal value D4FE2003. The percentage of occupied		efficiency. How many stages are there in the
	tracks for the corresponding part of the disk, to		pipeline?
	the nearest percentage is		(a) 5 (b) 6 (c) 8 (d) 9
	(a) 12 (b) 25		ISRO Scientist/Engineer 2013
	(c) 38 (d) 44	Ans.	(d):
	ISRO Scientist/Engineer 22.04.2018	9.	The number of address and data lines for a
Ans.	. (d) :		memory of 4K× 16 is:
4.	Disk requests come to a disk driver for		(a) 12 and 16 (b) 10 and 16
	cylinders in the order 10, 22, 20, 2, 40, 6 and		(c) 12 and 12 (d) 16 and 16
	38, at a time when the disk drive is reading		TSPSC Manager 2015
	from cylinder 20. The seek time is 6	Ans.	(a):
	ms/cylinder. The total seek time, if the disk	10.	The most common technique used to reduce the
	arm scheduling algorithms is first-come-first-		disk accesses in a file system is known as:
	served is		(a) Buffer cache
	(a) 360 ms (b) 850 ms (c) 202		(b) Long-structured file system
	(c) 900 ms (d) None of the above		(c) LFS-cleaner
	ISRO Scientist/Engineer 22.04.2018		(d) Write-through caches
	. (d) :		UPSC Poly Lect. 10.03.2019
5.	What is the maximum number of characters (7		(a):
	bits + parity) that can be transmitted in a	11.	A certain processor deploys a single-level
	second on a 19.2 kbps line. This asynchronous transmission require 1 start bit and 1 stop bit.		cache. The cache block size is 8 words and the
	(a) $192$ (b) $240$		word size is 4 bytes. The memory system uses a
	$\begin{array}{c} (a) & 152 \\ (c) & 1920 \\ (d) & 1966 \end{array}$		60-MHz clock. To service a cache miss, the
	ISRO Scientist/Engineer 2013		memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3
Ans.	. (c) :		cycles to fetch all the eight words of the block,
		I	ejones to recent un the eight words of the blocky

Disk requests are received by a disk drive for and finally transmits the words of the 16. requested block at the rate of 1 word per cycle. cylinder 5,25,18,3,39,8 and 35 in that order. A The maximum bandwidth for the memory seek takes 5 msec per cylinder moved. How system when the program running on the much seek time is needed to serve these processor issues a series of read operations is requests for a Shortest Seek First (SSF)  $\times$  10<sup>6</sup> bytes/sec. algorithm? Assume that the arm is at **GATE-2019** cylinder?,0 When the last of these requests is Ans. 160 made with none of the requests yet served 12. Considering available memory blocks of size 20 (a) 125 msec (b) 295 msec KB and 15 KB, and allocation requests of 10 (c) 575 msec (d) 750 msec KB followed by 20 KB; which of the following **ISRO Scientist/Engineer 2007** memory allocation techniques will satisfy both Ans. (b) requests? 17. Back-up procedure helps in I. Best fit (a) Restoring the operation whenever there is a II. First fit disk failure III. Worse fit (b) Restoring both application and system (a) Only I (b) Only II software whenever there is disk corruption. (c) Only III (d) Both I and II (c) Restoring the data files whenever there is a (e) Both I and III system crash CGPSC Asstt. Prof. 2014 (IT) (d) All of the above Ans. (a) : Punjab State Civil Supplies Corp. Ltd. 13.11.2011 13. Considering available memory blocks of size 20 Ans. (d) : KB and 15 KB, and allocation requests of 8 An application loads 100 libraries at start-up. 18. KB, 12 KB, and then 13 KB; which of the Loading each library requires exactly one disk following memory allocation techniques will access. The seek time of the disk to a random fail to satisfy all requests? location is given as 10 ms. Rotational speed of I. Best fit disk is 6000 rpm. If all 100 libraries are loaded II. First fit from random locations on the disk, how long III. Worse fit does it take to load all libraries? (The time to (a) I, II and III (b) Both I and II transfer data from the disk block once the head (c) Both I and III (d) Only II has been positioned at the start of the block (e) Both II and III may be neglected): CGPSC Asstt. Prof. 2014 (IT) (a) 0.50 s (b) 1.50 s Ans. (c) : (c) 1.25 s (d) 1.00 s 14. In MS-DOS, with respect to commands "MD" Punjab PSC Lect. 2016 (IT) and "MKDIR", which of the following is true? Ans. (b) : (a) "MD" will move directory and "MKDIR" will A CPU generally handles an interrupt by 19. make directory executing an interrupt service routine: (b) "MD" will make directory and "MKDIR" will (a) As soon as an interrupt is raised move directory (b) By checking the interrupt register at the end (c) "MD" will move file to directory and of fetch cycle "MKDIR" will make directory (c) By checking the interrupt register after finishing (d) Both have same functionality the execution of the current instruction (e) These are not MS-DOS commands CGPSC Asstt. Prof. 2014 (IT) (d) By checking the interrupt register at fixed time intervals Ans. (d) : Punjab PSC Lect. 2016 (IT) 15. There are 200 tracks on a disk platter and the Ans. (c) : pending requests have come in the order-36. How many bits are required in the operation 69, 167, 76, 42, 51, 126, 12, and 199. Assume the 20. arm is located at the 100<sup>th</sup> track and moving code. If a Computer uses a memory unit with 1M words of 32 bits each. A binary instruction towards track 200. If sequence of disc access is 126, 167, 199, 12, 36, 42, 51, 69, and 76 then code is stored in one word of memory. The which disc access scheduling policy is used? instruction has four parts; an indirect bit, an (a) Elevator operation code, a register code part to specify (b) shortest Seek-time First one of 64 registers, and an address part. (c) C-SCAN (a) 7 (b) 6 (d) First Come First Served (c) 20 (d) 5 ISRO Scientist/Engineer 2014 **UPPCL AE 2014** Ans. (c) Ans. (d) :

21. Ans.	A program on a particular computer takes 50ns to execute. The computer spends 80 percent of its time in execution. The manufacturer makes a change by a factor 8 to enhance the performance. What is the execution time after the change? (a) 41.25s (b) 15s (c) 30s (d) 82.5s UPPCL AE 2014 (b) :		Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non- load/ store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA
22.	Which among the following is correct for the		transfer cycle takes two clock cycles to transfer one byte of data from the device to the
	causes of pipeline conflict in pipelined processor?		memory.
	(i) Resource (ii) Data dependency (3) Branch		What is the approximate speedup when the
	difficulties (iv) control dependency		DMA controller based design is used in place of the interrupt driven program based input-
	(a) i and iii (b) i, ii, iii, iv		output?
	(c) i and ii (d) i, ii, iii		(a) 3.4 (b) 4.4
	UPPCL AE 2014		(c) 5.1 (d) 6.7
Ans 23.	. (c) :		GATE 2011
23.	In a six stage pipeline assuming that there is no branch instructions. If we want to execute 15	Ans.	
	instructions. What is time required to execute 15	26.	Consider an instruction pipeline with four stages (S1,S2,S3 and S4) each with
	these instructions.		combinational circuit only. The pipeline
	(a) 16 (b) 15		registers are required between each stage and
	(c) 21 (d) 20		at the end of the last stage. Delays for the stages
Ans	UPPCL AE 2014 . (d) :		and for the pipeline registers are as given in the figure
24.	A computer handles several interrupt sources		
27.	<ul><li>of which the following are relevant for this question.</li><li>Interrupt from CPU temperature sensor (raises interrupt if CPU temperature is too</li></ul>		(u1, fund) multiple (u1, fund
	high) • Interrupt form Mouse (raise interrupt if the		What is the approximate speed up of the
	mouse is moved or a button is pressed)		pipeline in steady state under ideal conditions when compared to the corresponding non-
	• Interrupt from Keyboard (raises interrupt		pipeline implementation?
	when a key is pressed or released)		(a) $4.0$ (b) $2.5$
	• Interrupt from Hard Disk (raises interrupt		(c) 1.1 (d) 3.0
	when a disk read is completed) Which one of these will be handled at the		GATE 2011
	HIGHEST priority?	Ans.	
	(a) Interrupt form Hard Disk	27.	A ROM is used to store the table for multiplication of two 8-Bit unsigned integers.
	(b) Interrupt form Mouse		The size of ROM (in bytes) required is
	<ul><li>(c) Interrupt form Keyboard</li><li>(d) Interrupt form CPU temperature sensor</li></ul>		(a) $256 \times 4$ (b) $64$ K
	(d) Interrupt form CFO temperature sensor GATE 2011		(c) $4 \text{ K} \times 16$ (d) $64 \text{ K} \times 4$
Ans.	(d):	A	RPSC Lect. 2011
25.	On a non- pipelined sequential processor, a	Ans. 28.	(^): Addition of two n-bit numbers can generate a
	program segment, which is a part of the	20.	number having at most
	interrupt service routine, is given to transfer		(a) $n+1$ bits (b) $n+2$ bits
	500 bytes from an I/O device to memory. Initialize the address register		(c) $2n$ bits (d) $n^2$ bits
	Initialize the count to 500	<u></u>	RPSC Lect. 2011
	LOOP: Load a byte from device	Ans.	
	Store in memory at address given by	29.	The correct matching for the following pairs is
	address register		a. Activation record1. Linking loaderb. Location counter2. Garbage collection
	Increment the a address register Decrement the count		c. Reference counts 3. Subroutine call
	If count != 0 go to LOOP		d. Address relocation 4. Assembler
	8	•	

	(a) $a - 3$ , $b - 4$ , $c - 1$ , $d - 2$ (b) $a - 4$ , $b - 3$ , $c - 1$ , $d - 2$ (c) $a - 4$ , $b - 3$ , $c - 2$ , $d - 1$ (d) $a - 3$ , $b - 4$ , $c - 2$ , $d - 1$	37.	A computer has 128 MB memory. Each word in this computer is of 8 bytes. How many bits are required to address any single word in the memory?
	RPSC Lect. 2011		(a) 27 (b) 24 (c) 22 (d) 25
	(d):		(c) 23 (d) 25 UPPSC LT GRADE 29.07.2018
30.	Start and stop bits are used in serial	<b>A</b>	
	communication for (a) error detection		(b):
	(b) error correction	38.	Consider a disk pack with 16 surfaces, 128
	(c) synchronization		tracks per surface and 256 sectors per track. 512 bytes of data are stored in a bit in serial
	(d) speeding up communication		manner in a sector. The capacity of the disk
	RPSC Lect. 2011		pack and the number of bits required to specify
Ans.	(c):		a particular sector in the disk are respectively
31.	Consider two cache organizations: the first one is		(a) 256 MB, 19 bits (b) 256 MB, 28 bits
	32 KB 2-way set associative with 32- byte block		(c) 512 MB, 20 bits (d) 64 MB, 28 bits
	size. The second one is of the same size but direct		<b>UPPSC LT GRADE 29.07.2018</b>
	mapped. The size of an address is 32 bit in both	Ans.	. (a) :
	cases. A 2-to-1 multiplexer has latency of 0.6 ns	39.	Which of the following is not true regarding
	while a k-bit comparator has a latency of k/10 ns.		registers?
	The hit latency of the set associative organization		(a) Internal storage of CPU
	is h1, while that of the direct mapped one is h2.		(b) Can hold either data or instruction
	The value of h1 and h2 will be. (a) 2.4 ns and 2.3 ns (b) 2.1 ns and 1.3 ns		(c) Made up of flip-flip
	(a) 2.4 is and 2.5 is (b) 2.1 is and 1.5 is (c) 1.1 ns and 1.8 ns (d) 1.7 ns and 1.6 ns		(d) Cannot store intermediate results
	(c) 1.1 hs and 1.0 hs RPSC Lect. 2011		UPPSC LT GRADE 29.07.2018
Ans	(a):	Ans.	. (d) :
32.	The addressing mode used in an instruction of	<b>40.</b>	A and B are two 8-bit numbers such that A + B
52.	the form ADD AX, M is:		$\leq 2^8$ . The number of possible combinations of A
	(a) direct (b) immediate		and B is
	(c) indirect (d) index		(a) $2^9_{1}$ (b) $2^8_{1}$
	RPSC Lect. 2011		(c) $2^{16}$ (d) $2^4-1$
Ans.	(a):		UPPSC LT GRADE 29.07.2018
33.	Switching between a supervisor mode and a	Ans.	. (c) :
	user mode for a processor is usually done by a	41.	Consider a hard disk with a sector size of 512
	(a) subroutine call (b) branch instruction		bytes, and 50 sectors per track. A block may be
	(c) software interrupt (d) None of the above		of several KBs in size. Which of the following is
	UPPSC LT GRADE 29.07.2018		the valid block size?
Ans.	(c):		(a) 256 bytes (b) 786 bytes (c) 25526 bytes (d) 26112 bytes
34.	Which one of the following is used to read the		(c) 65536 bytes (d) 26112 bytes BPSC Asstt. Prof. 21.09.2021
	control words sequentially from the control	<b>A</b>	
	memory?		. (c) :
	(a) Microprogram address register	42.	A computer system has 8 tape drives, with n
	<ul><li>(b) Microprogram counter</li><li>(c) Control memory address register</li></ul>		processes competing for them. Each process may need 4 tape drives. What is the maximum
	(d) Program counter		value of n for which the system is guaranteed to
	UPPSC LT GRADE 29.07.2018		be deadlock free?
Δns	(b):		(a) 2 (b) 3
35.	Which of the following does not have 8 data lines?		(c) 4 (d) 1
55.	(a) 8085 (b) 8086		BPSC Asstt. Prof. 21.09.2021
	(c) 8088 (d) Z80	Ans.	. (a) :
	UPPSC LT GRADE 29.07.2018	43.	Consider a pipelined processor with the
Ans.	(b):	45.	following four stages
36.	A computer has 32 MB memory. How many		IF: Instruction Fetch
001	bits are needed to access any single byte in the		ID: Instruction Decode and Operand Fetch
	memory?		EX: Execute WB: Write Back
	(a) 25 (b) 16		The IF, ID and WB stages take one clock cycle
	(c) 24 (d) 20		each to complete the operation. The ADD and
	UPPSC LT GRADE 29.07.2018		SUB instructions need 1 clock cycle and the
Ans.	(a):		MUL instruction need 3 clock cycles in the EX
·		1	mon mon action need 5 clock cycles in the EA

stage. Operand forwarding is used in the (c) 5 bits Word field, 7 bits set field, 5 bits tag field pipelined processor. What is the number of (d) 5 bits Word field, 7 bits set field, 4 bits tag clock cycles taken to complete the following field sequence of instructions? **RPSC Lect. 2014** ADD R2, R1, R0 R2←R1+R0 Ans. (a) : R4←R3\*R2 MUL R4, R3, R2 49. An instruction pipeline has five stages, namely, SUB R6, R5, R4 R6←R5-R4 instruction fetch (IF), instruction decode and (a) 7 (b) 8 register fetch (ID/RF), instruction execution (c) 10 (d) 14 (EX), memory access (MEM), and register **ISRO Scientist/Engineer 2009** writeback (WB) with state latencies 1 ns, 2.2 ns, Ans. (b) 2 ns, 1 ns, and 0.75 ns, respectively (ns stands 44. Which of the following are macroprocessor for nanoseconds). To gain in terms of pseudo- OPS used for conditional macro frequency, the designers have decided to split expansion? the ID/RF stage into three stages (ID, RF1, (i) .DC (ii) .AIF (iii)AGO (iv).ST RF2)each of latency 2.2/3 ns. Also, the EX stage (a) (I), (II),(III) (b) (I),(IV) is split into two stages (EXI, EX2) each of (c) (II),(III),(IV) (d) (II),(III) latency 1 ns. The new design has a total of eight TRB Poly. Lect. 2017 pipeline stages. A program has 20% branch Ans. (d) instruction which execute in the EX stage and produce the next instruction pointer at the end 45. Which of the following query processing of the EX stage in the old design and at the end method is more efficient: of the EX2 stage in the new design. The IF (b) Tunneling (a) Materialization stage stalls after fetching a branch instruction (c) Serialization (d) Pipelining until the next instruction pointer is computed. **TNPSC 2016 (Degree) P-II** All instructions other than the branch Ans. (d) : instruction have an average CPI of one in both 46. Consider a paging system with page table the designs. The execution times of this stored in memory and with additional program on the old and the new design are P associative registers. If 75 percent of all page and Q nanoseconds. Respectively. The value of table reference are found in the associative P/Q is register, what is the effective memory reference GATE 2014 (Shift-III) time? Assume the time taken to find a page in Ans. 1.50 to 1.60 associative register is 0. The memory access time is 1 nanosecond for a 50. (b) 300 nanoseconds (a) 400 nanoseconds read operation with a hit in cache, 5 (c) 250 nanoseconds (d) 200 nanoseconds nanoseconds for a read operation with a miss in TRB Poly. Lect. 2017 cache, 2 nanoseconds for a write operation with Ans. (\*) : a hit in cache and 10 nanoseconds for a write Consider a hard disk with 16 recording 47. operation with a miss in cache. Execution of a surfaces (0-15) having 16384 cylinders (0instructions involves sequence of 100 16383) and each cylinder contains 64 sectors (0instruction fetch operations, 60 memory 63). Data storage capacity in each sector is 512 operand read operations and 40 memory bytes. Data are organized cylinder-wise and the operand write operations. The cache hit-ratio is addressing format is < cylinder no., surface no., 0.9. The average memory access time (in nanoseconds) in executing the sequence of sector no.>. A file of size 42797 KB is stored in the disk and the starting disk location of the file instructions is GATE 2014 (Shift-III) is <1200,9, 40>. What is the cylinder number of the last sector of the file, if it is stored in a Ans. 1.68 to 1.68 contiguous manner? 51. Consider a disk pack with a seek time of 4 (a) 1281 (b) 1282 milliseconds and rotational speed of 10000 (c) 1283 (d) 1284 rotations per minute (RPM). It has 600 sectors **GATE 2013** per track and each sector can store 512 bytes Ans. (d) : of data. Consider a file stored in the disk. The For the 4 block per set associative memory file contains 2000 sectors, Assume that every 48. sector access necessitates a seek, and the system having 4K blocks, cache memory size is average rotational latency for accessing each 128 blocks and each block contains 16 words sector is half of the time for one compete the following parameters are correct rotation. The total time (in milliseconds) (a) 4 bits Word field, 5 bits set field, 7 bits tag needed to read the entire file is..... field GATE 2015 (Shift-I) (b) 5 bits Word field, 4 bits set field, 7 bits tag Ans. 14020 field

52. Consider a computer system with DMA 57. Consider an instruction pipeline five stages prediction: support. The DMA module is transferring one without any branch Fetch Instruction (FI), Decode Instruction (DI), Fetch 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular Operand (FO), Execute Instruction (EI) and write Operand (WO). The stage delays for FI, intervals. Consider a 2 MHz processor. If 0.5% DI, FO, EI and WO are 5 ns, 7ns, 10ns,8 ns and processor cycles are used for DMA, the data 6ns, respectively. There are intermediate transfer rate of the device is bits per second. storage buffers after each stage and the delay GATE 2021 (Shift-II) of each buffer is 1ns. A program consisting of Ans. 80000 to 80000 12 instructions,  $I_1, I_2, I_3, \dots, I_{12}$  is executed in this 53. A five-stage pipeline has stage delays of 150, pipelined processor. Instruction I<sub>4</sub> is the only 120, 150, 160 and 140 nanoseconds. The branch instruction and its branch target is I<sub>9</sub>. If registers that are used between the pipeline the branch is taken during the execution of this stages have a delay of 5 nanoseconds each. program, the time (in ns) needed to complete The total time to execute 100 independent the program is instructions on this pipeline, assuming there (a) 132 (b) 165 are no pipeline stalls, is nanoseconds. (c) 176 (d) 328 GATE 2021 (Shift-I) **GATE 2013** Ans. 17160 to 17160 Ans. (b) : 54. Consider the following data path diagram. 58. Consider a 5-segment pipeline with a clock BUS cycle time 20ns in each sub operation. Find out the approximate speed-up ratio between TEMP pipelined and non-pipelined system to execute MAR MDR TR RO PC 100 instructions. (if an average, every five R1 TEMP2 cycles, a bubble due to data hazard has to be ALU introduced in the pipeline) R7 (b) 4.03 (a) 5 Consider an instruction:  $R0 \leftarrow R_1 + R_2$ . The (c) 4.81 (d) 4.17 ISRO Scientist/Engineer 2020 following steps are used to execute it over the given data path. Assume that PC is inremented Ans. (b) appropriately. The subscripts r and w indicate 59. Calculate the total time to transmit a 1200 KB read and write operations, respectively. file over a link, assuming the one way delay in 1. R2<sub>f</sub>, TEMP1<sub>r</sub>, ALU<sub>add</sub>, TEMP2<sub>w</sub> either direction is 20ms, and no RTT. (Note: 1 2. R1<sub>r</sub>, TEMP1<sub>w</sub>  $KB = 2^{10}$  bytes, 1 Mbps =  $10^6$  bits/s). The 3. PC<sub>r</sub>, MAR<sub>w</sub>, MEM<sub>r</sub> bandwidth is 1 Mbps, the packet size including 4. TEMP2<sub>r</sub>, R0<sub>w</sub> the header is 1 KB of which the header is 40 5. MDR<sub>r</sub>, IR<sub>w</sub> bytes, and the data packets are sent Which one of the following is the correct order continuously and never lost. of execution of the above steps? (b) 12 (a) 10 (a) 2, 1, 4, 5, 3 (b) 1, 2, 4, 3, 5 (c) 10.25 (d) 12.52 (c) 3, 5, 2, 1, 4 (d) 3, 5, 1, 2, 4 GPSC Asstt. Manager 13.12.2020 (IT) **GATE 2020** Ans. (c) : Ans. (c) : 60. The action performed by the following A nonpipeline system takes 50 ns to process a 55. command on a new hard disk hd1 in AIX is task. The same task can be processed in a sixchdev -I hd1 -a pv=ves segment pipeline with a clock cycle of 10 ns. (a) Makes the disk available for use Determine the speedup ration of the pipeline (b) Changes the existing pvid on the disk to Yes for 100 tasks. What is the maximum speedup (c) Clears volume group locks that can be achieved? (d) Sets the physical volume identifier (a) 4.90, 5 (b) 4.76, 5 GPSC Asstt. Manager 13.12.2020 (IT) (c) 3.90, 5 (d) 4.30, 5 Ans. (d) : NIELIT Scientists-B 04.12.2016 (IT) 61. Consider an uncompressed stereo audio signal Ans. (b) : of CD quality which is sampled at 44.1 kHz and CPU consist of quantized using 16 bits. What is required 56. (a) ALU and Control Unit storage space if a compression ratio of 0.5 is (b) ALU, Control Unit and Monitor achieved for 10 seconds of this audio? (c) ALU, Control Unit and Hard Disk (a) 172 KB (b) 430 KB (c) 860 KB (d) 1720 KB (d) ALU, Control Unit and Register **ISRO Scientist/Engineer 2015** NIELIT Scientists-B 04.12.2016 (IT) Ans. (d) : Ans. (c)

62.	The run time	mapping from virtu	al to physical	68.	In a memory- mapped I/O system which of the		
	addresses is d	one by a hardware	device called		following will not be there?		
	as				(a) LOAD (b) IN		
	(a) Monitor				(c) OUT (d) ADD		
	(b) I/O device				TSPSC Manager 2015		
	(c) Register			Ans.	(a):		
	(d) Memory-M	lanagement Unit		69.	How many RAM chips of size 8K×16 are		
RPSC VPITI 2018 (IT)					required to build 1 Megabyte memory?		
Ans. (d) :					(a) 128 (b) 64		
63.		periodically checks s	tatus of and		(c) 32 (d) 16		
	I/O devices, is		datus of and		TSPSC Manager 2015		
	(a) Cold swap		tructions	Ans.			
	(c) Polling	(d) Dealin		70.	What is the throughput, if Bus clock is 8.33		
		ELIT Scientists-B 04		70.	MHz, 32 bit-data wide (parallel), synchronous		
		ELII SCIEIIIISIS-D V4	.12.2010 (11)		mode?		
	(c) :						
64.		on between a com			(a) 269 MBps (b) 267 MBps (c) 33 MBps (d) 31 MBps		
	keyboard invo		mission.				
	(a) Simplex	(b) Half-E			UPSC Poly Lect. 10.03.2019		
	(c) Automatic			Ans.			
	<u>NI</u>	ELIT Scientists-B 04	.12.2016 (IT)	71.	Few addressing modes, fixed instruction size		
Ans.	(a):				and use more registers for separate memory		
65.		ess times and the l	it ratios for		operations are the features of:		
		es in a memory hier			(a) CISC (b) RISC		
	given below.	es in a memory mer	areny are as		(c) RAID (d) DMA		
	Cache	Read access time	Hit ratio		UPSC Poly Lect. 10.03.2019		
	Cache	(in nanoseconds)	1111 1 atto	Ans.	(b):		
	I-cache		0.8	72.	The address space of 8086 CPU is		
		2			(a) 1 Megabyte (b) 256 Kilobytes		
	D-cache	2	0.9		(c) 1 K Megabytes (d) 64 Kilobytes		
	L2-cache	8	0.9		ISRO Scientist/Engineer 2008		
		ess time of main m		Ans.			
		Assume that the ca					
		-first read policy a		INTEL 8085. Which one of the followin statements is true of TRAP?			
	back policy.	Assume that all the	e caches are				
		l caches. Assume tl					
	bit is always (	) for all the blocks i	n the caches.		(a) It is level triggered		
	In execution	of a program, 60%	of memory		(b) It is negative edge triggered		
	reads are for i	nstruction fetch and	40% are for		(c) It is the +ve edge triggered		
	memory oper	and fetch. The a	verage read		(d) It is both +ve and - ve edges triggered		
		nanoseconds (up			ISRO Scientist/Engineer 2008		
	places) is	•		Ans.	(d)		
	ı ,	GATE 2	017 (Shift-II)	74.	An interrupt in which the external device		
Ans	4.72 to 4.72		· · · ( · · · · · · · · · )		supplies its address as well as the interrupt		
66.		nuccoscov hose			requests is known as		
00.		processor has:			(a) vectored interrupt		
	(a) n-bit progr				(b) maskable interrupt		
	(b) n-bit addre	ss register			(c) non maskable interrupt		
	(c) n-bit ALU				(d) designated interrupt		
	(d) n-bit instru	ē					
	(e) n-bit data r	-		I	ISRO Scientist/Engineer 2008		
	CGPS	C Asstt. Prof. 2014 (	<u>Comp. App.)</u>	Ans.			
Ans.	(d):			75.	The ability to temporarily halt the CPU and		
67.	In 8086 the ju JNBE is?	mp condition for th	e instruction		use this time to send information on buses is called		
	(a) $CF = 0$ or 2	2F = 0		1	(a) direct memory access		
	(b) $2F = 0$ and				(b) vectoring the interrupt		
	(c) $CF = 0$ and				(c) polling		
	(d) $CF = 0$				(d) cycle stealing		
	(, 01 0	ISRO Scientist/E	ngineer 2013		ISRO Scientist/Engineer 2008		
Ane	(c) :	ISING SCICILISUE	<u></u>	4			
J				Ans.			
Com	nuton Sajanaa D		1	15	VCT		

7(	The memory Address Desister	02	
76.	The memory Address Register (a) is a hardware memory device which denotes	83.	There are four bus lines between A and B; and three bus lines between B and C. The number
	the location of the current instruction being		of way a person roundtrip by bus from A to C
	executed.		by way of B will be
	(b) is a group of electrical circuit, that performs		(a) 12 (b) 7
	the intent of instructions fetched from		(c) 144 (d) 264
	memory		NIELIT Scientists-B 22.07.2017 (IT
	(c) contains the address of the memory location that is to be read from or stored into	Alls.	(c) :
	(d) contains a copy of the designated memory	84.	The example of implied addressing is:
	location specified by the MAR after a "read"		(a) Stack addressing
	or the new contents of the memory prior to a		<ul><li>(b) Indirect addressing</li><li>(c) Immediate addressing</li></ul>
	"write"		(d) None of the above
<b>A</b>	ISRO Scientist/Engineer 2008		NIELIT Scientists-B 04.12.2016 (CS
Ans.		Ans.	(a):
77.	Which of the following microprocessors does not use microprogramming technique?	85.	MIMD stands for:
	(a) Intel 8085 (b) Intel 8086		(a) Multiple Instruction Multiple Data
	(c) Intel 80486 (d) Motorola 68040		(b) Multiple Instruction Memory Data
	(e) Motorola 68000		(c) Memory Instruction Multiple Data
	CGPSC Asstt. Prof. 2014 (CS)		(d) Multiple Information Memory Data
Ans.		A	NIELIT Scientists-B 04.12.2016 (CS
78.	The code which used 7 bits to represent a	Ans. 86.	
	character is (a) ASCII (b) BCD	80.	How many address line are needed to address each memory location in a 2048×4 memory
	(c) EBCDIC (d) Gray		chip?
	ISRO Scientist/Engineer 2015		(a) 10 (b) 11
Ans.			(c) 8 (d) 12
79.	An 8-bit serial in/serial out shift register is used		NIELIT Scientists-B 04.12.2016 (CS)
	with a clock frequency of 100 kHz What is the		
	time delay between the serial input and the Q5	87.	Which of the following is not an input device?
	output? (a) 10 μs (b) 50 μs		(a) Mouse (b) Keyboard
	(a) 10 μs (b) 50 μs (c) 60 μs (d) 40 μs		(c) Light Pen (d) VDU
	UPPCL AE 2014	<b>A</b> - <b>n n</b>	NIELIT Scientists-B 04.12.2016 (CS
Ans	. (b) :	Alls. 88.	(d) : Three or more devices share a link in
80.	MOV [BX], AL type of data addressing is	00.	connection.
	called		(a) Unipoint (b) Polarpoint
	(a) Register addressing		(c) Point to Point (d) Multipoint
	<ul><li>(b) Immediate addressing</li><li>(c) Register indirect addressing</li></ul>		NIELIT Scientists-B 04.12.2016 (CS
	(d) Register relative	Ans.	(d):
	ISRO Scientist/Engineer 2011	89.	A system program that combines the separately
Ans.			compiled modules of a program into a from
81.	Find the memory address of the next		suitable for execution
	instruction executed by the microprocessor		<ul><li>(a) assembler</li><li>(b) linking loader</li></ul>
	(8086), when operated in real mode for CS=		(c) cross complier
	1000 and IP=E000		(d) load and go
	(a) 10E00 (b) 1E000 (c) F000 (d) 1000E		NIELIT Scientists-B 22.07.2017 (CS
	ISRO Scientist/Engineer 2011	Ans.	(b):
Ans.		90.	A system contains three programs and each
82.	What is the memory address of fifth element		requires three tape units for its operation. The
-	when word size is w?		minimum number of tape units which the
	(a) Address of A[5]=Base(A)+w(5-lower bond)		system must have such that deadlocks never
	(b) Address of A[5]=Base(A)=w(5+upper bound)		arise is
	(c) Address of A[5]=Base(A)+w(6-lower bound) (d) Address of A[5]=Base(A)+w(6-lower bound)		(a) 6 (b) 7 (d) $0$
	(d) Address of A[5]=Base(A)+w(6-upper bound) UPPCL AE 2014		(c) 8 (d) 9 NIEL IT Scientists B 22 07 2017 (CS)
A ====		A	NIELIT Scientists-B 22.07.2017 (CS
AIIS	. (a) :	AllS.	(b):
Com	nutar Science Paner-I	16	VC

91.	A CPU generates 32-bit virtual addresses. The	97.	For a memory system, the cycle time is
	page size is 4 KB. The processor has a		(a) Same as the access time
	Translation Look-aside Buffer (TLB) which		(b) Longer than the access time
	can hold a total of 128 page table entries and is		(c) Shorter than the access time
	4-way set associative. The minimum size of the		(d) Multiple of the access time
	TLB tag is		NIELIT Scientists-B 22.07.2017 (CS)
	(a) 11 bits (b) 13 bits	Ans.	(b):
	(c) 15 bits (d) 20 bits	98.	In comparison with static RAM memory, the
	NIELIT Scientists-B 22.07.2017 (CS)		dynamic RAM memory has
Ans.	(c) :		(a) Lower bit density and higher power
92.	Computer uses 46- bit virtual address, 32-bit		consumption
	physical address, and a three-level paged page		(b) Higher bit density and lower power
	table organization. The page table base register		consumption
	stores the base address of the first-level table		(c) Lower bit density and lower power
	(T1), which occupies exactly one page. Each		consumption
	entry of T1 stores the base address of a page of		(d) None of the option
	the second level table (T2). Each entry of T2		NIELIT Scientists-B 22.07.2017 (CS)
	stores the base address of a page of the third-	Ans.	(b):
	level table (T3). Each entry of T3 stores a page	<b>99</b> .	If each address space represents one byte of
	Table Entry (PTE). The PTE is 32 bits in size.		storage space, how many address lines are
	The processor used in the computer has a 1 MB		needed to access RAM chips arranged in a 4 ×
	16 way set associative virtually indexed		6 array, where each chip is 8K × 4 bits?
	physically tagged cache. The cache block size is		(a) 13 (b) 14
	64 bytes.		(c) 16 (d) 17
	What is the size of a page in KB in this		NIELIT Scientists-B 22.07.2017 (CS)
	computer. ?	Ans.	(d):
	(a) 2 (b) 4	100.	What is the average Access Time for a Drum
	(c) 8 (d) 16	100.	rotating at 4000 revolutions per minute?
	NIELIT Scientists-B 22.07.2017 (CS)		(a) 2.5 milliseconds (b) 5.0 milliseconds
Ans.	(c):		(c) 7.5 milliseconds (d) 4.0 milliseconds
93.	Consider data given in the above question.		NIELIT Scientists-B 22.07.2017 (CS)
	What is the minimum number of page colours	Ans.	
	needed to guarantee that no two synonyms map	101.	The addressing mode used in an instruction of
	to different sets in the processor cache of this	1011	the form ADD X Y, is .
	computer ?		(a) Direct (b) Absolute
	NIELIT Scientists-B 22.07.2017 (CS)		(c) Indirect (d) Indexed
Ans.	(c):		NIELIT Scientists-B 04.12.2016 (IT)
94.	Which access method is used for obtaining a	Ans.	
	record from cassette tape ?	102.	The IETF standard documents are called:
	(a) Direct (b) Sequential	1020	(a) RFC (b) RCF
	(c) Random (d) Parallel		(c) ID (d) none of the above
	NIELIT Scientists-B 22.07.2017 (CS)		NIELIT Scientists-B 04.12.2016 (IT)
Ans.	(b):	Ans.	
95.	The process of converting the analog sample		
	into discrete form is called	1000	(a) Illegal or erroneous use of an instruction
	(a) Modulation (b) Multiplexing		(b) a timing device
	(c) Quantization		(c) external source
	(d) Sampling		(d) I/O devices
	NIELIT Scientists-B 22.07.2017 (CS)		NIELIT Scientists-B 04.12.2016 (IT)
Ans.	(d):	Ans.	
96.	Which memory is difficult to interface with	104.	The Principal of locality of reference justifies
•	processor?		the use of:
	(a) Static memory (b) Dynamic memory		(a) Non reusable (b) Cache memory
	(c) ROM (d) None of the option		(c) Virtual memory (d) None of the above
	NIELIT Scientists-B 22.07.2017 (CS)		NIELIT Scientists-B 04.12.2016 (IT)
Ans	(b):	Ans	(b):
1 11 3.	(0) •	1113.	(0) •

105. Consider a pipelined processor with 5 stages, 108. Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB). Each stage of the pipeline, except the EX stage, takes one cycle. Assume that the ID stage merely decodes the instruction and the register read is performed in the EX stage. The EX stage takes one cycle for ADD instruction and two cycles for MUL instruction. Ignore pipeline register latencies.

Consider the following sequence of 8 instructions:

ADD, MUL, ADD, MUL, ADD, MUL, ADD, MUL

Assume that every MUL instruction is datadependent on the ADD instruction just before it and every ADD instruction (except the first ADD) is data-dependent on the MUL instruction just before it. The Speedup is defined as follows:

**Execution time without operand** 

The Speedup achieved in executing the given instruction sequence on the pipelined processor (rounded to 2 decimal places) is \_\_\_\_\_.

	GATE 2021 (Shift-II)		and each cache
Ans.	1.87 to 1.88		The size of the
106.	Assume a two-level inclusive cache hierarchy,		
	L1 and L2, where L2 is the larger of the two.	Ans.	17 to 17
	Consider the following statements.	110.	Consider the fo
	S <sub>1</sub> : Read misses in a write through L1 cache		S <sub>1</sub> : Destination
	do not result in writebacks of dirty lines to		is a broado
	the L2.		S <sub>2</sub> : Destination
	S <sub>2</sub> : Write allocate policy must be used in		request is a
	conjunction with write through caches and		Which one of t
	no-write allocate policy is used with		(a) Both $S_1$ and
	writeback caches.		(b) $S_1$ is true at
	Which of the following statements is correct?		(c) $S_1$ is false a
	(a) $S_1$ is true and $S_2$ is false		(d) Both $S_1$ and
	(b) $S_1$ is false and $S_2$ is true		
	(c) $S_1$ is true and $S_2$ is true	Ans.	()
	(d) $S_1$ is false and $S_2$ is false	111.	
	GATE 2021 (Shift-II)		tree for file in
Ans.			drive with ble search key is 1
107.	Consider a set-associative cache of size 2KB (1		pointer is 8 b
	KB = $2^{10}$ bytes) with cache block size of $64$		has one millio
	bytes. Assume that the cache is byte-		node of the B+
	addressable and a 32-bit address is used for		initially in ma
	accessing the cache. If the width of the tag field		record fits int
	is 22 bits, the associativity of the cache is		number of dis
	•		any record in t
	GATE 2021 (Shift-II)		
Ans.	2 to 2	Ans.	4 to 4
L			

Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY[X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
MOV R1, (5000)	$R1 \leftarrow MEMORY[5000]$	4
MOV R2, (R3)	$R2 \leftarrow MEMORY[R3]$	4
ADD R2, R1	$R2 \leftarrow R1 + R2$	2
MOV (R3), R2	$\text{MEMORY}[\text{R3}] \leftarrow \text{R2}$	4
INC R3	$R3 \leftarrow R3{+}1$	2
DEC R1	$R1 \leftarrow R1-1$	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is \_\_\_\_\_.

	GATE 2021 (SIIII-1)
Ans.	. 50 to 50
109.	Consider a computer system with a byte-
	addressable primary memory of size 2 <sup>32</sup> bytes.
	Assume the computer system has a direct-
	mapped cache of size 32 $\mathring{KB}$ (1 KB = 2 <sup>10</sup> bytes).
	and each cache block of size 64 bytes.
	The size of the tag field is bits.
	GATE 2021 (Shift-I)
Ans.	. 17 to 17
110.	Consider the following two statements.
	S <sub>1</sub> : Destination MAC address of an ARP reply
	is a broadcast address.
	S <sub>2</sub> : Destination MAC address of an ARP
	request is a broadcast address.
	Which one of the following choices is correct?
	(a) Both $S_1$ and $S_2$ are true.
	(b) $S_1$ is true and $S_2$ is false.
	(c) $S_1$ is false and $S_2$ is true.
	(d) Both $S_1$ and $S_2$ are false.
	GATE 2021 (Shift-I
Ans.	. (c) :
111.	Consider a database implemented using B+
	tree for file indexing and installed on a disk
	drive with block size of 4 KB. The size of
	search key is 12 bytes and the size of tree/disk
	pointer is 8 bytes. Assume that the database
	has one million records. Also assume that no
	node of the B+ tree and no records are present
	initially in main memory. Consider that each
	record fits into one disk block. The minimum
	number of disk accesses required to retrieve
	any record in the database is
	GATE 2020
	4 4 0 4

112. Consider a non-pipelined processor operating 116. at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is

Ans. 2.15 to 2.18

**GATE 2020** 

113. A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immeidate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is \_\_\_\_\_.

**GATE 2020** 

- Ans. 14 to 14 114. Consider the following five disk access requests of the form (request id, cylinder number) that are present in the disk scheduler queue at a given time. (P, 155), (Q, 85), (R, 110), (S, 30), (T, 115) Assume the head is positioned at cylinder 100. The scheduler follows Shortest Seek Time First scheduling to service the requests. Which one of the following statements is FALSE? (a) T is serviced before P. (b) Q is serviced after S, but before T. (c) The head reverses its direction of movement between servicing of Q and P. (d) R is serviced before P. **GATE 2020** Ans. (b) : 115. Consider three registers R1, R2 and R3 that store numbers in IEEE-754 single precision floating point format. Assume that R1 and R2 contain the values (in hexadecimal notation) 0x42200000 and 0xC1200000, respectively.
  - If  $R3 = \frac{R1}{R2}$ , what is the value stored in R3? (a) 0x40800000 (b) 0xC0800000 (c) 0x83400000 (d) 0xC8500000

A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x42C8A4, A2 = 0x546888,A3=0x6A289C, A4 = 0x5E4880Which one of the following is TRUE? (a) A1 and A4 are mapped to different cache sets. (b) A2 and A3 are mapped to the same cache set. (c) A3 and A4 are mapped to the same cache set. (d) A1 and A3 are mapped to the same cache set. **GATE 2020** Ans. (b) : 117. A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is **GATE 2020** Ans. 13.5 to 13.5 118. Consider the following statements. I. Daisy chaining is used to assign priorities in attending interrupts. II. When a device raises a vectored interrupt the CPU does polling to identify the source of interrupt. III. In polling, the CPU periodically checks the status bits to know if any device needs its attention. IV. During DMA, both the CPU and DMA controller can be bus masters at the same time. Which of the above statements is/are TRUE? (a) I and II only (b) I and IV only (c) I and III only (d) III only **GATE 2020** Ans. (c) : 119. Consider a machine with a byte addressable main memory of 2<sup>32</sup> bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is GATE 2017 (Shift-II) Ans. 18.0 to 18.0 120. In a two-level cache system, the access times of  $L_1$  and  $L_2$  caches are 1 and 8 clock cycles,

120. In a two-level cache system, the access times of L<sub>1</sub> and L<sub>2</sub> caches are 1 and 8 clock cycles, respectively. The miss penalty from the L<sub>2</sub> cache to main memory is 18 clock cycles. The miss rate of L<sub>1</sub> cache is twice that of L<sub>2</sub>. The average memory access time (AMAT) of this cache system is 2 cycles. The miss rates of L<sub>1</sub> and L<sub>2</sub> respectively are:

(a) 0.111 and 0.056
(b) 0.056 and 0.111

**GATE 2020** 

	· ·	892 and 0 784 and 0						11: ADD R1, R2, R3 12: MUL R7, R1, R3
				GATE	2017 (\$	Shift-II)		I3: SUB R4, R1, R5
Ans.	(a) :							I4: ADD, R3, R2, R4
121.	Which	of the fo	llowing	is/are sh	ared by	all the		I5: MUL R7, R8, R9 Consider the following three statements.
	threads	in a pro	cess?					<b>S1.</b> There is an anti-dependence between
	I. Progr	ram coun	ter					instruction $I_2$ and $I_5$
	II. Stac	k						<b>S2:</b> There is an anti-dependence between
	III. Add	dress spa	ce					instructions $I_2$ and $I_4$
	IV. Reg	gisters						<b>S3:</b> Within an instruction pipeline an anti-
		nd II only		(b) III o	nly			dependence always creates one or more stalls.
	(c) IV	only		(d) III a	nd IV or	nly		Which one of above statements is/are correct?
		-		GATE	2017 (\$	Shift-II)		(a) only S1 is true
Ans.	(b):					,		(b) only S2 is true
L		file alloc	estion	system,	which	of the		(c) only S1 and S3 are true
				eme(s) ca				(d) only S2 and S3 are true
				is allowed		eu ii iio		GATE 2015 (Shift-III)
	I. Conti	0	utativii	15 4110 WEG	4.		A	· · · · · · · · · · · · · · · · · · ·
	I. Conti II. Link						Ans.	
	II. LINK						126.	Consider a machine with a byte addressable $2^{20}$ by the block of $1$
		exeu nd III only	<b>,</b>	(b) II on	1.			main memory of $2^{20}$ bytes, block size of 16
	(a) I all $(c)$ III $(c)$		·	(d) II on $(d)$ II an		1.,		bytes and a direct mapped cache having $2^{12}$
	(c) 111	omy				Shift-II)		cache lines. Let the addresses of two
	(1)			GAIL	2017 (3	50011-11)		consecutive bytes in main memory be $(E201F)_{16}$
Ans.								and $(E2020)_{16}$ . What are the tag and cache line
		the follow						address (in hex) for main memory address
(P) st	tatic cha	r var;		Sequence				$(E201F)_{16}$ ?
				ons to stor				(a) E, 201 (b) F, 201 (c) E, E 20
(Q) r	n = mall	oc (10);	(ii) A	variable l	ocated i	in data		(c) E, E20 (d) 2, $01F$
1	m = NUI	LL;		on of memo				GATE 2015 (Shift-III)
(R) c	har *ptr	[10];		Request 1			Ans.	
				register to			127.	The maximum number of processes that can be
(S) re	egister ir	nt varl;		A lost m	emory	which		in ready state for a computer system with n CPUs is
				ot be freed				(a) n (b) $n^2$
				$R \rightarrow (i), S$				(d) In (d) Independent of n
				$\rightarrow$ (iv), S				GATE 2015 (Shift-III)
	(c) P –	→ (ii), Q -	→ (iv), l	$R \rightarrow (iii), S$	$S \rightarrow (i)$		Ans.	
	(d) P –	→ (iii), Q -	$\rightarrow$ (iv),	$R \rightarrow (i), S$			Ans. 128.	Consider a non-pipelined processor with a
				GATE	2017 (\$	Shift-II)	120.	clock rate of 2.5 gigahertz and average cycles
Ans.	(a) :							per instruction of four. The same processor is
124.	Conside	er the fo	llowing	reservati	ion tab	le for a		upgraded to a pipelined processor with five
				ages S1,S				stages; but due to the internal pipeline delay
				Time→				the clock speed is reduced to 2 gigahertz.
		1	2	3	4	5		Assume that there are no stalls in the pipeline,
	<b>S</b> 1	Х				Х		The speed up achieved in this pipelined
	S2		Х		Х			processor is
	S3			Х				GATE 2015 (Shift-I)
	The min	nimum av	verage	latency (N	IAL) is		Ans.	3.2
				GATE 2	2015 (SI	hift-III)	129.	Consider a 4-bit Johnson counter with an
Ans.	3							initial Value of 0000. The counting sequence of
		er the fo	llowing	g code se	quence	having		this counter is
			-	-	-	0		(a) 0, 1, 3, 7, 15, 14, 12, 8, 0
	five instructions I <sub>1</sub> to I <sub>5</sub> . Each of these instructions has the following format. OP RI, Rj, Rk							(b) 0, 1, 3, 5, 7, 9, 11, 13, 15, 0
								(c) $0, 2, 4, 6, 8, 10, 12, 14, 0$
	Where operation OP is performed on content					content		(d) 0, 8, 12, 14, 15, 7, 3, 1, 0
	of registers Rj and Rk and the result is stored							GATE 2015 (Shift-I)
	in regis						Ans.	(d):
C	5					-	0	VCT

130. Consider a system with byte-addressable 135. A FAT (file allocation table) based file system is memory, 32-bit logical address, 4 kilobyte page being used and the total overhead of each entry in the FAT is 4 bytes in size. Given a  $100 \times 10^{6}$ size and page table entries of 4 bytes each. The bytes disk on which the file system is stored size of the page table in the system in and data block size is  $10^3$  bytes, the maximum megabytes is..... size of a file that can be stored on this disk in GATE 2015 (Shift-I) units of 10<sup>6</sup> bytes is Ans. 4 GATE 2014 (Shift-II) 131. For computers based three-address on Ans. 99.55 to 99.65 instruction formats, each address field can be 136. Let  $k = 2_n$ . A circuit is built by giving the used to specify which of the following: output of an n-bit binary counter as input to an (S1) A memory operand n-to-2<sup>n</sup> bit decoder. This circuit is equivalent to (S2) A processor register (S3) An implied accumulation register (a) k-bit binary up counter (a) Either S1 or S2 (b) Either S2 or S3 (b) k-bit binary down counter. (c) Only S2 and S3 (d) All of S1, S2 and S3 (c) k-bit ring counter. GATE 2015 (Shift-I) (d) k-bit Johnson counter Ans. (a) : GATE 2014 (Shift-II) 132. Consider a main memory system that consists Ans. (c) : of 8 memory modules attached to the system 137. A 4-way set-associative cache memory unit bus, which is one word wide. When a write with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The request is made, the bus is occupied for 100 size of the physical address space is 4 GB. The nanoseconds (ns) by the data, address, and number of bits for the TAG field is control signals. During the same 100 ns, and for GATE 2014 (Shift-II) 500 ns thereafter, the addressed memory Ans. 20 to 20 module executes one cycle accepting and storing the data. The (internal) operation of Statement for linked answer question 138 and 139. A computer has a 256 Kbyte, 4-way set different memory modules may overlap in time, but only one request can be on the bus at associative, write back data cache with block size of 32 Byte. The processor sends 32 bit any time. The maximum number of stores (of one word each) that can be initiated in 1 addresses to the cache controller. Each cache tag directory entry contains, in addition to millisecond is address tag, 2 valid bits, 1 modified bit and 1 GATE 2014 (Shift-II) replacement bit. Ans. 10000 to 10000 138. The number of bits in the tag field of an 133. In designing a computer's cache system, the address is cache block (or cache line) size is an important (a) 11 (b) 14 parameter. Which one of the following (c) 16 (d) 27 statements is correct in this context ? **GATE 2012** (a) A smaller block size implies spatial locality Ans. (c) : (b) A smaller block size implies a smaller cache The size of the cache tag directory is 139. tag and hence lower cache tag overhead (a) 160 Kbits (b) 136 Kbits (c) A smaller block size implies a larger cache (c) 40 Kbits (d) 32 Kbits tag and hence lower cache hit time **GATE 2012** (d) A smaller block size incurs a lower cache Ans. (a) : miss penalty A file system with 300 GByte disk uses a file 140. GATE 2014 (Shift-II) descriptor with 8 direct block addresses, 1 Ans. (d) : indirect block address and 1 doubly indirect 134. If the associativity of a processor cache is block address. The size of each disk block is doubled while keeping the capacity and block 128 Bytes and the size of each disk block size unchanged, which one of the following is address is 8 Bytes. The maximum possible file guaranteed to be NOT affected ? size in this file system is (a) Width of tag comparator (a) 3 KBytes (b) Width of set index decoder (b) 35 KBytes (c) Width of way selection multiplexor (c) 280 KBves (d) Width of processor to main memory data bus (d) Dependent on the size of the disk GATE 2014 (Shift-II) **GATE 2012** Ans. (d) : Ans. (b) :

141.	Register renaming is done in pipelined processor	150.	system software that converts assembly language program to machine language (a) Compiler (b) Interpreter
	(a) as an alternative to register allocation at compile time		(c) Assembler (d) Loader
	(b) for efficient access to function parameters and		MPPSC State Forest Service Examination 2014
	local variables	Ans.	
	(c) to handle certain kinds of hazards		Frame buffer is termed as
	(d) as part of address translation		(a) Virtual Memory (b) ROM
	GATE 2012		(c) I/O Buffer (d) Video Memory
Ans.			MPPSC State Forest Service Examination 2014
142.		Ans.	
	(a) Third (b) Fourth	152.	
	(c) Fifth (d) Sixth MBRSC State Forest Service Examination 2014		times of Level 1 cache, Level 2 cache and main
Ang	MPPSC State Forest Service Examination 2014		memory are 1 ns, 10 ns, and 500 ns, respectively. The hit rates of Level 1 and Level
Ans.			2 caches are 0.8 and 0.9, respectively. What is
145.	<b>EEPROM can be erased by exposing it to</b> (a) Magnetic field (b) Electric charge		the average access time of the system ignoring
	(c) Sun Light (d) Ultraviolet radiation		the search time within the cache?
	MPPSC State Forest Service Examination 2014		(a) 13.0 ns (b) 12.8 ns
Ans.			(c) 12.6 ns (d) 12.4 ns
	In 8085, two buffer registers are		ISRO Scientist/Engineer 2016 (July)
	(a) Instruction Register, accumulator	Ans.	
	(b) Address buffer, Address data buffer	153.	A CPU generates 32- bit virtual addresses. The
	(c) Address buffer, Instruction Register		page size is 4 KB. The processor has a translation look- aside buffer (TLB) which can
	(d) DAA, address data register		hold a total of 128 page table entries and is 4-
	MPPSC State Forest Service Examination 2014		way set associative. The minimum size of the
Ans.			TLB tag is
145.	is used for storing programs that are not		(a) 11 bits (b) 13 bits
	be changed (a) ROM (b) RAM		(c) 15 bits (d) 20 bits
	(c) Monitor (d) Cache Memory		ISRO Scientist/Engineer 2016 (July)
_	MPPSC State Forest Service Examination 2014	Ans. 154.	
Ans.	(a):	154.	Relative mode of addressing is most relevant to writing
146.	Which of the following memory is refreshed a		(a) Co- routines
	number of times per second?		(b) Position- independent code
	(a) Hard disk (b) RAM		(c) Sharable code
	(c) ROM (d) Dynamic RAM MPPSC State Forest Service Examination 2014		(d) Interrupt Handlers
Ans.			ISRO Scientist/Engineer 2016 (July)
	Time taken to position the Read/Write head at		(b):
14/.	the desired track of disk is known as	155.	Register renaming is done in pipelined processors
	(a) Access time (b) Seek time		(a) As an alternative to register allocation at
	(c) Latency time (d) Data transfer time		compile time
	MPPSC State Forest Service Examination 2014		(b) For efficient access to function parameters
Ans.			and local variables
148.	Which of the following symbols are used in		(c) To eliminate certain kind of hazards
	Assembly language?		(d) As part of address translations ISRO Scientist/Engineer 2016 (July)
	(a) Tags (b) Numbers (d) Mnomonias	Ang	
	(c) Characters (d) Mnemonics MPPSC State Forest Service Examination 2014	Ans. 156.	
Ans.		130.	Consider a disk pack with 16 surfaces, 128 tracks per surface and 256 sectors per track.
Ans. 149.	DMA controller is used is a computer to		512 bytes of data are stored in a bit serial
177,	transfer the data		fashion in a sector. The capacity of the disk
	(a) From main memory to CUP		pack and the number of bits required to specify
	(b) From hard disk to main memory		a particular sector in the disk respectively.
	(c) From ROM to RAM		(a) 256 MB, 19 bits (b) 256 MB, 28 bits
	(d) All options are correct		(c) 512 MB, 20 bits (d) 64 GB, 28 bits
	MPPSC State Forest Service Examination 2014		ISRO Scientist/Engineer 2016 (July)
Ans.	(D):	Ans.	(a):

Ans. (a):Isk is a system having a single processor, a new process arrives at the rate of six process are equires seven minute and each such process requires seven seconds of service time. What is the CPU utilization?Isk of the system having a (a) 64% (b) 30% (c) 60% (c) 60% (c) 64% (c) 83KO Scientist/Engineer 2011Ans. (a)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011IAns. (b)ISRO Scientist/Engineer 2011IAns. (b)ISRO Scientist/Engineer 2011IAns. (a)ISRO Scientist/Engineer 2011IAns. (b)ISRO Scientist/Engineer 2011IAns. (a)ISRO Scientist/Engineer 2011IAns. (a)ISRO Scientist/Engineer 2011IAns. (b)ISRO Scientist/Engineer 2011IAns. (a)ISRO Scientist/Engineer 2011IAns. (a)ISRO Scientist/Engineer 2011IAns. (a)ISRO Scientist/Engineer 2011Ans. (a)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011Ans. (a)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011Ans. (a)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist/Engineer 2011Ans. (b)ISRO Scientist	157.	Consider a non-pipelined processor with a clock rate of 2.5 GHz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 GHz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is (a) 3.2 (b) 3.0 (c) 2.2 (d) 2.0 ISRO Scientist/Engineer 2016 (July)	164. Ans.	A fast wide SCSI-II disk drive spins at 7200 RPM, has a sector size of 512 bytes, and holds 160 sectors per track. Estimate the sustained transfer rate of this drive. (a) 576000 Kilobytes/sec (b) 9600 Kilobytes/sec (c) 4800 Kilobytes/sec (d) 19200 Kilobytes/sec ISRO Scientist/Engineer 2011 (b)
<ul> <li>158. In a system having a single processor, a new process arrives at the rate of is processor process requires seven seconds of service time. What is the CPU utilization? <ul> <li>(a) 70%</li> <li>(b) 30%</li> <li>(c) 60%</li> <li>(d) 64%</li> </ul> </li> <li>150. Number of chips (128x 8 RAM) needed to provide a memory capacity of 2048 bytes <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> <li>(e) 8</li> <li>(f) 128</li> <li>(g) 2</li> <li>(h) 4</li> <li>(h) 128</li> <li>(c) 122</li> <li>(d) 120</li> <li>(d) 120</li> <li>(e) 122</li> <li>(f) 122</li> <li>(g) 123</li> <li>(g) 126</li> <li>(h) 128</li> <li>(c) 69 e-9</li> <li>(h) 20%</li> <li>(h) 20%</li> <li>(h) 4 e-9</li> <li>(h) 4 e-9</li> <li>(h) 50% entist/Engineer 2011</li> <li>Ans. (a)</li> <li>Ans. (a)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (b)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (a)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (b)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (c)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (b)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (c)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (b)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (c)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (b)</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (c)</li> <li>ISRO Scient</li></ul></li></ul>	Ans.	(a):	165.	What is the meaning of $\overline{RD}$ signal in Intel
ISRO Scientist/Engineer 2011Ans. (a)Isso Scientist/Engineer 2011Ans. (a)Ans. (a)Iob. Consider a 32-bit machine where four-level paging scheme is used. If the hit ratio to TLB is 98% and it takes 20 nanoseconds to access the main memory what is effective memory access time in nanoseconds?Iob. Consider a 32-bit machine where four-level paging scheme is used. If the hit ratio to TLB is 98% and it takes 20 nanoseconds to access the main memory what is effective memory access time in nanoseconds?Iob. Table (c) 122(b) 128 (c) 122(c) 120 (d) 120 (e) 6.9 e-9Iot. Data is transmitted continuously at 2.048 Mbps rate for 10 hours and received 512 bit errors What is the bit error rate? (a) 6.9 e-9(b) 6.9 e-6 (c) 6.9 e-6 (c) 6.9 e-9Iob. Task (a)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (a)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (a)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (b)IsRO Scientist/Engineer 2011Ans. (a)IsRO Scientist/Engineer 2011Ans. (b)IsRO Sc	158.	process arrives at the rate of six processes per minute and each such process requires seven seconds of service time. What is the CPU utilization? (a) 70% (b) 30%		<ul> <li>8151A?</li> <li>(a) Read (When it is low)</li> <li>(b) Read (when it is high)</li> <li>(c) Write (when it is low)</li> <li>(d) Read and write (When it is high) ISRO Scientist/Engineer 2011</li> </ul>
<ul> <li>159. Number of chips (128× 8 RAM) needed to provide a memory capacity of 2048 bytes         <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> </ul> </li> <li>160. Consider a 32-bit machine where four-level paging scheme is used. If the hit ratio to TLB is 98% and it takes 20 nanoseconds to access the main memory what is effective memory access time in nanoseconds?</li></ul>				(a)
<ul> <li>number does the byte address 1206 map to?</li> <li>(a) 2 (b) 4</li> <li>(c) 8 (d) 16</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (d)</li> <li>160. Consider a 32-bit machine where four-level paging scheme is used. If the hit ratio to TLB is 98% and it takes 20 nanoseconds to search the TLB and 100 nanoseconds to access the main memory what is effective memory access time in nanoseconds?</li> <li>(a) 126 (b) 128 (c) 122 (d) 120 ISRO Scientist/Engineer 2011</li> <li>Ans. (a)</li> <li>161. Data is transmitted continuously at 2.048 Mbps rate for 10 hours and received 512 bit errors. What is the bit error rate?</li> <li>(a) 6.9 e-9 (b) 6.9 e-6 (c) (c) 6.9 e-9 (d) 4 e-9 ISRO Scientist/Engineer 2011</li> <li>Ans. (a)</li> <li>162. Warnier Diagram enables the analyst to repersent (a) Class Structure (b) Information Hierarchy (c) Data Flow (d) State Transition ISRO Scientist/Engineer 2011</li> <li>(a) Cass Structure (b) Information Hierarchy (c) Data Flow (d) State Transition ISRO Scientist/Engineer 2011</li> <li>(a) 1 f a microcomputer operates at 20MHz with a 3-bit bus and a newer version operates at 20MHz with a 3-bit bus the maximum speed (a) 2 (b) 4 (c) 8 (d) 16</li> <li>(b) 4 (c) 8 (d) 16</li> <li>(c) 3 only (d) 2 and 3 only (c) 3 only (d) 2 and 3 only ISRO Scientist/Engineer 2011</li> </ul>	Ans.	(a)	166.	
160. Consider a 32-bit machine where four-level paging scheme is used. If the hit ratio to TLB is 98% and it takes 20 nanoseconds to access the main memory what is effective memory access time in nanoseconds?       167. On receiving an interrupt from an I/O device, the CPU         (a) 126 (b) 128 (c) 122 (c) 122 (c) 120 (c) 122 (c) 120 (c) 122 (c) 120 (c) 122 (c) 120 (c	159.	provide a memory capacity of 2048 bytes (a) 2 (b) 4 (c) 8 (d) 16		number does the byte address 1206 map to?(a) Does not map(b) 6(c) 11(d) 54
<ul> <li>paging scheme is used. If the hit ratio to TLB is 98% and it takes 20 nanoseconds to search the TLB and 100 nanoseconds to access the main memory what is effective memory access time in nanoseconds? <ul> <li>(a) 126</li> <li>(b) 128</li> <li>(c) 122</li> <li>(d) 120</li> </ul> </li> <li>161. Data is transmitted continuously at 2.048 Mbps rate for 10 hours and received 512 bit errors. What is the bit error rate? <ul> <li>(a) 6.9 e-9</li> <li>(b) 6.9 e-6</li> <li>(c) 69 e-9</li> <li>(d) 4 e-9</li> </ul> </li> <li>162. Warnier Diagram enables the analyst to represent <ul> <li>(a) Class Structure</li> <li>(b) Information Hierarchy</li> <li>(c) Data Flow</li> <li>(d) State Transition</li> </ul> </li> <li>163. If a microcomputer operates at 5 MHz with a 32-bit bus, and a newer version operates at 20MHz with a 32-bit bus, the maximum speedup possible approximately will be <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 166</li> </ul> </li> </ul>	Ans.	(d)	Ans.	(c)
Ans. (b)bus to the interrupting device161. Data is transmitted continuously at 2.048 Mbps rate for 10 hours and received 512 bit errors. What is the bit error rate? (a) 6.9 e-9 (b) 6.9 e-6 (c) 69 e-9 (d) 4 e-9ISRO Scientist/Engineer 2019Ans. (a)168. Compared to CISC processors, RISC processors contain; (a) more register and smaller instruction set (b) larger instruction set and less registers (c) less registers and smaller instruction set (d) more register and smaller instruction set (d) more register and smaller instruction set (c) less registers and smaller instruction set (d) more transitor elements162. Warnier Diagram enables the analyst to represent (a) Class Structure (b) Information Hierarchy (c) Data Flow (d) State TransitionISRO Scientist/Engineer 2011163. If a microcomputer operates at 5 MHz with a 8-bit bus and a newer version operates at 20MHz with a 32-bit bus, the maximum speed- 	160.	paging scheme is used. If the hit ratio to TLB is98% and it takes 20 nanoseconds to search theTLB and 100 nanoseconds to access the mainmemory what is effective memory access timein nanoseconds?(a) 126(b) 128(c) 122(d) 120	167.	<ul> <li>the CPU</li> <li>(a) Halts for a predetermined time</li> <li>(b) Branches off to the interrupt service routine after completion of the current instruction</li> <li>(c) Branches off to the interrupt service routine immediately</li> <li>(d) Hands over control of address bus and data</li> </ul>
101. Data is transmitted communously at 2.040 kmps rate for 10 hours and received 512 bit errors. What is the bit error rate? <ul> <li>(a) 6.9 e-9</li> <li>(b) 6.9 e-6</li> <li>(c) 69 e-9</li> <li>(d) 4 e-9</li> <li>ISRO Scientist/Engineer 2011</li> </ul> Id8. Compared to CISC processors, RISC processors contain;	Ans.	(b)		
What is the bit error rate?(a) 6.9 e-9(b) 6.9 e-6(c) 69 e-9(d) 4 e-9ISRO Scientist/Engineer 2011Ans. (a)(a)Ic2. Warnier Diagram enables the analyst to represent (a) Class Structure (b) Information Hierarchy (c) Data Flow (d) State Transition(a)Ic3. If a microcomputer operates at 5 MHz with a 8-bit bus and a newer version operates at 	161.		<b>A</b>	
(a) 6.9 e-9(b) 6.9 e-6(c) 69 e-9(d) 4 e-9ISRO Scientist/Engineer 2011Ans. (a)(a)(a)(b)(c)(c)(d)(d)(e)(f) <t< th=""><th></th><th></th><th></th><th></th></t<>				
<ul> <li>(a) Class Structure</li> <li>(b) Information Hierarchy</li> <li>(c) Data Flow</li> <li>(d) State Transition</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (c)</li> <li>163. If a microcomputer operates at 5 MHz with an 8-bit bus and a newer version operates at 20MHz with a 32-bit bus, the maximum speedup possible approximately will be <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> </ul> </li> <li>ISRO Scientist/Engineer 2011</li> </ul> Ans. (c) <ul> <li>Ans. (c)</li> </ul> Ans. (c) <ul> <li>169. Which of the following is/are true of the auto increment addressing mode?</li> <li>1. It is useful in creating self relocating code</li> <li>2. If it is included in an instruction set architecture, then an additional ALU is required for effective address calculation</li> <li>3. The amount of increment depends on the size of the data item accessed</li> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> <li>ISRO Scientist/Engineer 2011</li> </ul>	L	(a) 6.9 e-9 (b) 6.9 e-6 (c) 69 e-9 (d) 4 e-9 ISRO Scientist/Engineer 2011 (a) Warnier Diagram enables the analyst to	100.	<ul> <li>processors contain;</li> <li>(a) more register and smaller instruction set</li> <li>(b) larger instruction set and less registers</li> <li>(c) less registers and smaller instruction set</li> <li>(d) more transistor elements</li> </ul>
<ul> <li>(b) Information Hierarchy</li> <li>(c) Data Flow</li> <li>(d) State Transition</li> <li>ISRO Scientist/Engineer 2011</li> <li>Ans. (b)</li> <li>163. If a microcomputer operates at 5 MHz with an 8-bit bus and a newer version operates at 20MHz with a 32-bit bus, the maximum speedup possible approximately will be <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> </ul> </li> <li>169. Which of the following is/are true of the auto increment addressing mode?</li> <li>1. It is useful in creating self relocating code</li> <li>2. If it is included in an instruction set architecture, then an additional ALU is required for effective address calculation</li> <li>3. The amount of increment depends on the size of the data item accessed</li> <li>(a) 1 only</li> <li>(b) 2 only</li> <li>(c) 3 only</li> <li>(d) 2 and 3 only</li> <li>ISRO Scientist/Engineer 2011</li> </ul>			Ans	
<ul> <li>163. If a microcomputer operates at 5 MHz with an 8-bit bus and a newer version operates at 20MHz with a 32-bit bus, the maximum speedup possible approximately will be <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> </ul> </li> <li>1SRO Scientist/Engineer 2011</li> </ul> <ul> <li>architecture, then an additional ALU is required for effective address calculation</li> <li>3. The amount of increment depends on the size of the data item accessed</li> <li>(a) 1 only</li> <li>(b) 2 only</li> <li>(c) 3 only</li> <li>(d) 2 and 3 only</li> </ul>	Ans	<ul> <li>(b) Information Hierarchy</li> <li>(c) Data Flow</li> <li>(d) State Transition</li> </ul> ISRO Scientist/Engineer 2011	L	<ul><li>Which of the following is/are true of the auto increment addressing mode?</li><li>1. It is useful in creating self relocating code</li></ul>
<ul> <li>8-bit bus and a newer version operates at 20MHz with a 32-bit bus, the maximum speed-up possible approximately will be <ul> <li>(a) 2</li> <li>(b) 4</li> <li>(c) 8</li> <li>(d) 16</li> </ul> </li> <li>ISRO Scientist/Engineer 2011</li> </ul> <li>required for effective address calculation <ul> <li>The amount of increment depends on the size of the data item accessed</li> <li>(a) 1 only</li> <li>(b) 2 only</li> <li>(c) 3 only</li> <li>(d) 2 and 3 only</li> </ul> </li>				
Ans. (b)		8-bit bus and a newer version operates at 20MHz with a 32-bit bus, the maximum speed- up possible approximately will be (a) 2 (b) 4 (c) 8 (d) 16 ISRO Scientist/Engineer 2011		<ul> <li>required for effective address calculation</li> <li>3. The amount of increment depends on the size of the data item accessed</li> <li>(a) 1 only</li> <li>(b) 2 only</li> <li>(c) 3 only</li> <li>(d) 2 and 3 only</li> <li>ISRO Scientist/Engineer 2009</li> </ul>
	Ans.	(b)	Ans.	(c)

ds, and what is the size of the control mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500 600 (d) 700 ISRO Scientist/Engineer 2009 nsider a disk pack with 16 surfaces, 128 cks per surface and 256 sectors per track. 2 bytes of data are stores in a bit serial nner in a sector. The capacity of the disk ck and the number of bits required to specify articular sector in the disk are respectively	Ans. 179. Ans. 180.	<ul> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> </ul> </li> <li>ISRO Scientist/Engineer 2009</li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500 600 (d) 700 ISRO Scientist/Engineer 2009 nsider a disk pack with 16 surfaces, 128 cks per surface and 256 sectors per track. 2 bytes of data are stores in a bit serial nner in a sector. The capacity of the disk	179. Ans.	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009 </li> <li>(c) </li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(e) Poorer disk throughput and poorer disk space utilization</li> </ul> </li> <li>(f) How many 128×8 bit RAM is are required to design 32K×32 bit RAM? <ul> <li>(a) 512</li> <li>(b) 1024</li> </ul> </li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500 600 (d) 700 ISRO Scientist/Engineer 2009 nsider a disk pack with 16 surfaces, 128 cks per surface and 256 sectors per track. 2 bytes of data are stores in a bit serial	179. Ans.	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009 </li> <li>(c) </li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(e) Poorer disk throughput and poorer disk space utilization</li> <li>(f) Poorer disk throughput and poorer disk space utilization</li> <li>(f) Poorer disk throughput and poorer disk space utilization</li> <li>(g) How many 128×8 bit RAM is are required to design 32K×32 bit RAM?</li> </ul> </li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500 600 (d) 700 ISRO Scientist/Engineer 2009 msider a disk pack with 16 surfaces, 128 cks per surface and 256 sectors per track.	179. Ans.	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(e) Better disk throughput and poorer disk space utilization</li> <li>(f) Poorer disk throughput and poorer disk space utilization</li> </ul> </li> <li>(e) Better disk throughput and poorer disk space utilization</li> <li>(f) Poorer disk throughput and poorer disk space utilization</li> <li>(f) Poorer disk throughput and poorer disk space utilization</li> <li>(f) Poorer disk throughput and poorer disk space utilization</li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500 600 (d) 700 ISRO Scientist/Engineer 2009 msider a disk pack with 16 surfaces, 128	179. Ans.	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> </ul> </li> <li>(a) ISRO Scientist/Engineer 2009</li> <li>(a)</li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500 600 (d) 700 ISRO Scientist/Engineer 2009	179.	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> </ul> </li> </ul>
mory in number of words?           10,3,1024         (b) 8,5,256           5,8,2048         (d) 10,3,512           ISRO Scientist/Engineer 2009           CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)?           400         (b) 500           600         (d) 700	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009 </li> <li>(c) </li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space utilization</li> </ul></li></ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)? 400 (b) 500	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009 </li> <li>(c) </li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> <li>(d) Poorer disk throughput and poorer disk space</li> </ul></li></ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values decimal)?	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> <li>(c) Poorer disk throughput but better disk space utilization</li> </ul> </li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the lowing is a legal program counter (all values	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space utilization</li> </ul> </li> </ul>
mory in number of words? 10,3,1024 (b) 8,5,256 5,8,2048 (d) 10,3,512 ISRO Scientist/Engineer 2009 CPU has 24-bit instruction. A program starts address 300 (in decimal). which one of the	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space utilization</li> <li>(b) Better disk throughput and better disk space</li> </ul> </li> </ul>
mory in number of words?           10,3,1024         (b) 8,5,256           5,8,2048         (d) 10,3,512           ISRO Scientist/Engineer 2009           CPU has 24-bit instruction. A program starts	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009         (c)         Using a larger block size in a fixed block size         file system leads to         (a) Better disk throughput but poorer disk space         utilization</li> </ul>
mory in number of words?           10,3,1024         (b) 8,5,256           5,8,2048         (d) 10,3,512           ISRO Scientist/Engineer 2009	L	<ul> <li>(d) Memory segmentation ISRO Scientist/Engineer 2009</li> <li>(c)</li> <li>Using a larger block size in a fixed block size file system leads to <ul> <li>(a) Better disk throughput but poorer disk space</li> </ul> </li> </ul>
mory in number of words?10,3,1024(b) 8,5,2565,8,2048(d) 10,3,512	L	(d) Memory segmentation ISRO Scientist/Engineer 2009 (c) Using a larger block size in a fixed block size file system leads to
mory in number of words?10,3,1024(b) 8,5,2565,8,2048(d) 10,3,512	L	(d) Memory segmentation ISRO Scientist/Engineer 2009 (c) Using a larger block size in a fixed block size
<b>mory in number of words?</b> 10,3,1024 (b) 8,5,256	L	(d) Memory segmentation ISRO Scientist/Engineer 2009 (c)
mory in number of words?	Ans	(d) Memory segmentation ISRO Scientist/Engineer 2009
		(d) Memory segmentation
UX. How many bits are there in the X and Y		
ere are 8 status bits in the inputs of the		(b) Indexed mapping
		(a) Bank switching (b) Indexed menning
		called
· 1		banks to allow 8 and 16- bit data operation is
	178.	The process of organizing the memory into two
a microinstructions stored in the control		
ISKO Scientist/Engineer 2009		ISRO Scientist/Engineer 2009
		(d) 29.5 microseconds to 93.5 microseconds
		(c) 4.5 microseconds to 24.5 microseconds
		(b) 24.5 microseconds to 93.5 microseconds
eration, the status of the carry, overflow and		(a) 24.5 microseconds to 39.5 microseconds
01001. After the execution of this addition		occur simultaneously with other interrupts?
		executed assuming that it may or may not
		What is the possible range of time for $l_3$ to be
		$I_1$ has the highest priority and $I_3$ has the lowest.
processor that has carry overflow and sign		(iii) l <sub>2</sub> requires 35 micro seconds
ISKO SCIENUS/Engineer 2009		(i) l <sub>1</sub> requires 25 micro seconds (ii) l <sub>2</sub> requires 35 micro seconds
		interrupt is recognized: (i) l <sub>1</sub> requires 25 micro seconds
		require the following execution time after the interment is managized:
		Assuming that the three interrupts $l_1$ , $l_2$ and $l_3$
Register saves and restores		microseconds to respond to an interrupt.
	177.	A certain microprocessor requires 4.5
		(d)
		ISRO Scientist/Engineer 2009
e use of multiple register windows with		(c) Immediate mode (d) Index mode
ISKO Stienust/Engineer 2009		(a) Absolute mode (b) Indirect mode
		a constant value to the content of a register?
	1.00	address of the operand is generated by adding
		In which addressing mode, the effectives
instruction	Ans.	
		ISRO Scientist/Engineer 2009
		(d) 64 Gbyte, 28 bits
		<ul><li>(b) 256 Mbyte, 28 bits</li><li>(c) 512 Mbyte, 20 bits</li></ul>
	It enables easy relocation of data         It enables faster address calculation than absolute addressing         ISRO Scientist/Engineer 2009         e use of multiple register windows with erlap causes a reduction in the number of mory accesses for         Function locals and parameters         Register saves and restores         Instruction fetches         1 only       (b) 2 only         3 only       (d) 1,2 and 3         ISRO Scientist/Engineer 2009         processor that has carry, overflow and sign g bits as part of its program status word SW) performs addition of the following two complement numbers 01001101 and 101001. After the execution of this addition eration, the status of the carry, overflow and n flags, respectively will be         1, 1, 0       (b) 1, 0, 0         0, 1, 0       (d) 1, 0, 1         ISRO Scientist/Engineer 2009	dressing mode is FALSE?         It enables reduced instruction size         It allows indexing of array element with same instruction         It enables easy relocation of data         It enables faster address calculation than absolute addressing         ISRO Scientist/Engineer 2009         e use of multiple register windows with erlap causes a reduction in the number of mory accesses for         Function locals and parameters         Register saves and restores         Instruction fetches         1 only       (b) 2 only         3 only       (d) 1,2 and 3         ISRO Scientist/Engineer 2009         processor that has carry, overflow and sign g bits as part of its program status word SW) performs addition of the following two complement numbers 01001101 and 101001. After the execution of this addition eration, the status of the carry, overflow and n flags, respectively will be         1, 1, 0       (b) 1, 0, 0         0, 1, 0       (d) 1, 0, 1         ISRO Scientist/Engineer 2009         e microinstructions stored in the control mory of a processor have a width of 26 bits.         ch microinstruction is divided into three ds a micro-operation field of 13 bits, a next dress field (X), and a MUX select field (Y).

181. The most appropriate matching for the processor with the following 4 stages. (1) Instruction Fetch and Decode (IF), OF and WB following pairs : X: Indirect Addressing 1. Loop stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle **Y**: Immediate Addressing 2. Pointers Z: Auto Decrement Addressing **3.**Constants for ADD or SUB instruction, 3 clock cycles for (b) X-2, Y-3, Z-1(a) X-3, Y-2, Z-1 MUL instruction and 5 clock cycles for DIV (c) X-3, Y-1, Z-2 (d) X-2, Y-1, Z-3 instruction. The pipelined processor uses ISRO Scientist/Engineer 2017 (May) operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for Ans. (b) : the execution of the above sequence of 182. Which interrupt in 8085 Microprocessor is instructions is unmaskable? GATE 2015 (Shift-II) (a) RST 5.5 (b) RST 7.5 Ans. 13 (c) TRAP (d) Both (a) and (b) ISRO Scientist/Engineer 2017 (May) 188. Consider a processor with byte-addressable memory. Assume that all registers, including Ans. (c) : Program Counter (PC) and Program Status 183. A cache memory needs an access time of 30 ns Word (PSW) are of size 2 bytes. A stack in the and main memory 150 ns, what is the average main memory is implemented from memory access time of CPU (assume hit ratio= 80%)? location (0100)<sub>16</sub> and it grows upward. The (a) 60 ns (b) 30 ns stack pointer (SP) points to the top element of (d) 70 ns (c) 150 ns the stack. The current value of SP is  $(016E)_{16}$ . ISRO Scientist/Engineer 2017 (May) The CALL instruction is of two words, the first Ans. (a) : word is the op-code and the second word is the 184. What does the data dictionary identify? starting address of the subroutine (one word = 2 bytes). The CALL instruction is implemented (b) Field formats (a) Field names as follows: (c) Field Types (d) All of these ISRO Scientist/Engineer 2017 (May) Store the current value of PC in the stack. Store the value of PSW register in the Ans. (d) : stack 185. Consider a typical disk that rotates at 15000 Load the starting address of the subroutine rotations per minute (RPM) and has a transfer in PC. rate of  $50 \times 10^6$  bytes/sec. If the average seek The content of PC just before the fetch of a time of the disk is twice the average rotational CALL instruction is (SFA0)<sub>16</sub>. After execution delay and the controller's transfer time is 10 of the CALL instruction, the value of the stack times the disk transfer time, the average time pointer is (in milliseconds) to read or write a 512-byte (a)  $(016A)_{16}$ (b)  $(016C)_{16}$ sector of the disk is (c)  $(0170)_{16}$ (d)  $(0172)_{16}$ GATE 2015 (Shift-II) GATE 2015 (Shift-II) Ans. 6.1 to 6.2 Ans. (d) : 186. A computer system implements 8 kilobytes 189. Consider six memory partitions of sizes 200 pages and a 32-bit physical address space. Each KB, 400 KB, 600 KB, 500 KB, 300 KB and 250 page table entry contains a valid but, a dirty KB, where KB refers to kilobyte. These bit, three permission bits, and the translation. partitions need to be allotted to four processes of sizes 357 KB, 210 KB, 468 KB and 491 KB in If the maximum size of the page table of a that order. If the best fit algorithm is used, process is 24 megabytes, the length of the which partitions are NOT allotted to any virtual address supported by the system is process ? bits. (a) 200 KB and 300 KB GATE 2015 (Shift-II) (b) 200 KB and 250 KB Ans. 36 (c) 250 KB and 300 KB 187. Consider the sequence of machine instructions (d) 300 KB and 400 KB given below: GATE 2015 (Shift-II) MUL R5, R0, R1 Ans. (a) : DIV R6, R2, R3 190. A computer system implements a 40-bit virtual ADD R7, R5, R6 address, page size of 8 kilobytes, and a 128-SUB R8, R7, R4 entry translation look-aside buffer (TLB) In the above sequence, R0 to R8 are general organized into 32 sets each having four ways. purpose registers. In the instructions shown, Assume that the TLB tag does not store any the first register stores the result of the process id. The minimum length of the TLB tag operation performed on the second and the in bits is GATE 2015 (Shift-II) third registers. This sequence of instructions is to be executed in a pipelined instruction Ans. 22

191.	A RAM chip has a capacity of 1024 words of 8		(b) The address of the data is supplied by the
	bits each (1K× 8). The number of 2× 4		users
	decoders with enable line needed to construct a		(c) there is no need for an address i.e. the data is
	16K× 16 RAM from 1K × 8 RAM is		used as an address
	(a) 4 (b) 5		(d) The data are accessed sequentially
	(c) 6 (d) 7		RPSC VPITI 2014 (IT)
	GATE 2013	Ans.	(c):
Ans.	(b):	198.	A system program that combines the separately
	In a k- way set associative cache, the cache is		compiled modules of a program into a form
1/2,	divided into v sets, each of which consists of K		suitable for execution
	lines. The lines of a set are placed in sequence		(a) assembler (b) linker
	one after another. The lines in set s are		(c) compiler (d) Parser
	sequenced before the lines in set (S+1). The		RPSC VPITI 2014 (IT)
	main memory blocks are numbered 0 onwards.	Ans.	
	The main memory block numbered j must be	199.	Message passing system allows processes to:
	mapped to any one of the cache lines from	133.	(a) share data
	(a) $(j \mod v)^* k$ to $(j \mod v)^* k^+ (k-1)$		(b) communicate with one another without
	(b) (j mod v)to (j mode v) + (k-1)		resorting to shared data.
	(c) (j mod k) to (j mod k) + (v-1)		(c) Synchronize with one another without
	(d) $(j \mod k)^* v$ to $(j \mod k)^* v^+ (v-1)$		resorting to shared data.
	GATE 2013		(d) communicate with one another by resorting to
Ans.			shared data
			RPSC VPITI 2014 (IT)
193.	Which of the following is not TRUE for storage	<b>A</b>	
	<ul><li>compaction?</li><li>(a) Technique of storage compaction involves</li></ul>	Ans.	
	moving all occupied areas of storage to one	200.	Which of the following is/ are true with respect
	end or other of main storage		to "Photonics" (a) It's a science of light
	(b) compaction does not involve relocation of		generation, detection and manipulation (b) It
			will exploit high-speed silicon photonics to
	programs (c) compaction is also know as garbage		improve data transfer between core and
	(c) compaction is also know as garbage collection		memory exponentially (c) It would
	(d) the system must stop everything while it		exponentially improve the power of
	performs the compaction		microprocessor (d) It will replace the copper
	RPSC VPITI 2014 (IT)		wire connectivity in processors.(a) Only a(b) a, b, and c
Ans.	· · · · · ·		(a) Only a (b) a, b, and c (c) a and d (d) all of them
			(c) a and d (d) (d) an of them RPSC VPITI 2014 (IT)
194.	At any given point of time, while a program is executing, a number of elements together	<b>A</b>	
	characterizes the program uniquely. These	Ans.	
	elements are stored in a data structure called	201.	Which of the following is hardware interrupts?
	(a) Program Counter (b) Stack		(a) RST 5.5, RST 6.5, RST 7.5
	(c) Heap (d) Process Control Block		(b) INTR (c) TRAP
	(d) Trocess condition block RPSC VPITI 2014 (IT)		
A - 1 - 0			(d) All of the above
-	(d):		RPSC Lect. 2014
195.	Which is not a valid activity for causing	Ans.	
	transition of a process state?	202.	The RS 232. ports are commonly used for
	(a) Release (b) Exit		communication between two devices within 50
	(c) Dispatch (d) Time-out		to 100 feets. Which of the following statement is
	RPSC VPITI 2014 (IT)		incorrect related to RS 232 :
	(b):		(a) Maximum data rate is 20,000 bits per second
196.	8 /		(b) It uses unbalanced lines
	process will be switched?		(c) Allows communication between two devices
	(a) Clock interrupt (b) 1/O Interrupt		only
	(c) Memory Fault (d) All the above		(d) 8051 does not support RS 232 ports directly
	RPSC VPITI 2014 (IT)		RPSC Lect. 2014
Ans.	(d):	Ans.	(*):
197.	Which of the following refers to the associative	203.	Which addressing mode is not supported by
	memory?		8051 microcontroller
	(a) The address of the data is generated by the		(a) Register addressing
	CPU		(b) Direct addressing
	51.0	1	· · · · · · · · · · · · · · · · · · ·

	<ul><li>(c) Register relative addressing</li><li>(d) Relative base index addressing</li></ul>	210.	Which of the following factors do not affect the hit ratio of the cache?
	RPSC Lect. 2014		(a) Block replacement algorithm
Ans.	(d):		(b) Block frame size
204.	Which 8051µ-Controller instruction is		(c) Cycle count
	incorrect		(d) Main memory size
	(a) MOV R4,#11h (b) MOV B,#11 (c) MOV R4, R7 (d) MOV 56h,A		RPSC Lect. 2014
			(*):
	RPSC Lect. 2014	211.	The most appropriate matching for following
Ans.		211.	pairs is
205.	Which statement is incorrect related to the		-
205.	8051 I/O Ports		X. Indirect addressing1. LoopY. Auto decrement addressing2. Constraints
	(a) Ports P1, P2, and P3 have internal pullups		6
	(b) Ports P1, P2, P3 can support up to 12 LS-TTL		8
	inputs		(a) X-1, Y-3, Z-2 (b) X-3, Y-1, Z-2
	(c) Port 0 has open drain outputs		(c) X-2, Y-1,Z-3 (d) X-3, Y-2,Z-1
	(d) Port 0 internal pullups are not active during		RPSC Lect. 2014
	normal port operation	Ans.	(b):
	RPSC Lect. 2014	212.	How many address line and I/O lines are
<b>A</b> - +			required? If capacity of RAM is 1024 words of
	(d):		8-bits.
206.	Which is false statement for the 8051		(a) 10 bit address line and 8 bit I/O lines
	microcontroller architecture		(b) 8 bit address line and 10 bit I/O line
	(a) it contains internal RAM of 128 Bytes		(c) 10 bit address line and 10 bit I/O line
	(b) It has 16 bit program counter (PC) and data		(d) None of the above
	pointer (DPTR)		RPSC Lect. 2014
	(c) It contains one 16- bit timer/counters	<b>A</b> ma	
	(d) It has 2 external and 3 internal interrupt		
	sources		On a system using fixed partitions with sizes $2^{16}$
	RPSC Lect. 2014		2 <sup>16</sup> , 2 <sup>24</sup> and 2 <sup>32</sup> . How many bits must the limit
Ans.			register have?
207.	Each interrupt has a specific place in code		(a) 8 bits (b) 16 bits
	memory where program execute. The correct		(c) 24 bits (d) 32 bits
	sequence of 8051µ Controller interrupt		RPSC VPITI 2018 (IT)
	increasing order vector address is:	Ans.	(d):
		214.	What is the minimum size of ROM required to
	Type of Interrupt		store the complete truth table of an 8 bit* 8 bit
	A. External Interrupt 0		multiplier?
	<b>B. Timer 0 overflow</b>		(a) $64 \text{ k} \times 16 \text{ bits}$ (b) $32 \text{ k} \times 16 \text{ bits}$
	C. External Interrupt 1		(c) $16 \text{ k} \times 32 \text{ bits}$ (d) $64 \text{ k} \times 32 \text{ bits}$
	D. Timer 1 overflow		RPSC VPITI 2018 (IT)
	(a) A, B, C, D (b) B, D, A, C,	Ans.	
	(c) $A, C, B, D,$ (d) $D, C, B, A$	215.	
	RPSC Lect. 2014	215.	i i v
Ans.	(a) :		to (a) DMA (b) Polling
208.	MIMD is used employed to achieve-		(a) DMA (b) Polling (a) Casha Mamary (d) None
	(a) computation (b) parallelism		(c) Cache Memory (d) None
	(c) pipelining (d) distribution		RPSC VPITI 2018 (IT)
	RPSC Lect. 2014	Ans.	(c) :
Ans.	(b):	216.	Which function is used to map the contents of
209.	A memory of 1000K has what amount of user		the memory to the cache memory?
-07.	space if size of OS is 200K, and loader		(a) Assign function
	consumes 50 K?		(b) Construction function
	(a) 800 K (b) 950 K		(c) Mapping function
	(c) 750 K (d) 1150 K		(d) None of the mentioned
	RPSC Lect. 2014		RPSC VPITI 2018 (IT)
Ans.	(a):	Ans.	
	()	1113.	(*) •

**Computer Science Paper-I** 

217.	<ul> <li>A CPU has 16 bit program counter. This means that the CPU can address.</li> <li>(a) 16k memory location</li> <li>(b) 32 k memory location</li> <li>(c) 64 k memory location</li> </ul>		<ul> <li>(b) Condition code, privileged mode, interrupt mask</li> <li>(c) Privileged mode, interrupt mask, interrupt code</li> <li>(d) Privileged mode, interrupt mask, program counter</li> </ul> TNPSC 2016 (Degree) P-II
	(d) 256 k memory location	Ans.	(d):
	(d) 250 k memory location RPSC VPITI 2018 (IT)	225.	In the Pentium virtual memory, Local
Ang			Descriptor Table (LDT) and Global Descriptor
Ans.			Table (GDT) are used:
218.	Match the following according to cloud computing stack:		Which of the following is correct?
	(1) SaaS (A) Accessed by web browser		(i) There is a LDT for each program and a single
	(2) PaaS (B) Accessed by cloud		GDT shared by all programs in the computer (ii) LDT describes system segments, GDT
	development environment		describes segments of program
	(3) IaaS (C) Accessed by virtual		(a) (i) is true, (ii) is true
	infrastructure manager		(b) (i) is true, (ii) is false
	(a) 1–A, 2–B, 3–C (b) 1–C, 2–B. 3–A (c) 1–B, 2–A, 3–C (d) 1–A, 2–C, 3–B		(c) (i) is false, (ii) is true
	(c) 1-B, 2-A, 5-C (u) 1-A, 2-C, 5-B TNPSC 2016 (Degree) P-II		(d) (i) is false, (ii) is false
Ans.			TNPSC 2016 (Degree) P-II
219.	Block size in GFS is normally:		(b):
	(a) 4 KB (b) 16 KB	226.	The total time to prepare a disk drive mechanism for a block of data to be read from
	(c) 64 MB (d) 128 MB		is its:
	TNPSC 2016 (Degree) P-II		(a) Access time
Ans.			(b) Seek time
220.	Multi core CPU is efficient compared to		(c) Latency plus seek time
	many core GPU in cloud data centers in term		(d) Access time plus seek time plus transmission
	of computational speed and energy consumption.		time TNPSC 2016 (Degree) P-II
	(a) Less (b) More	Ans	(c) :
	(c) Equally (d) Not comparable		Block or buffer caches are used:
	TNPSC 2016 (Degree) P-II		(a) To improve disk performance
Ans.			(b) To handle interrupts
221.	Application frameworks provide a means for		(c) To increase the capacity of main memory
	creating hosted application using IDE. (a) PaaS (b) SaaS		(d) To speed up main memory read operation
	(a) PaaS(b) SaaS(c) CaaS(d) laaS	<b>A</b>	TNPSC 2016 (Degree) P-II
	TNPSC 2016 (Degree) P-II	Ans. 228.	(a):
Ans.		220.	If T <sub>1</sub> and T <sub>2</sub> are average access times of upper level memory M1 and lower level memory M2
222.	Which kind of mapping is provided to get		in a 2- level memory hierarchy and H is the hit
	logical data independence:		rate in M1, then the overall average access time
	(a) Conceptual to internal level		is given by assuming that in case of a
	(b) External to conceptual level		miss in M1, a block is first copied from M2 to
	<ul><li>(c) Conceptual to external</li><li>(d) Internal to conceptual</li></ul>		M1 and then accessed from M1:
	TNPSC 2016 (Degree) P-II		(a) $T_1 + (1-H) \times T_2$ (b) $(1-H) \times T_1 + T_2$
Ans.			(c) $(T_1 + T_2)(1 - H)$ (d) $(T_1 + T_2)(1 + H)$
223.	In a tightly coupled symmetric multiprocessor		TRB Poly. Lect. 2017
	system, processes communicate of each other	Ans.	(a)
	by means of:	229.	Let A=69, and B=90.If A and B are unsigned
	(a) Message passing (b) Shared memory		decimal 8- bit integers, then A-B will result
	(c) Distributed memory (d) Cache memory		in and if A and B are sign and magnitude
A	TNPSC 2016 (Degree) P-II		8- bit integers, then A+B will result in
Ans.			<ul><li>(a) overflow, overflow</li><li>(b) overflow, correct result</li></ul>
224.	Contents of which fields of Program Status Word (PSW) define the subsequent actions of		(c) correct result, underflow
	the CPU:		(d) underflow, overflow
	(a) Condition code, privileged mode, program		TRB Poly. Lect. 2017
	counter	Ans.	(d)

230.		onstruct the state table of a mod- 4 up/ down unter that detects the count of 2:					234. Suppose a counter has three states namely $Q_0$ , $Q_1$ and $Q_3$ . Their levels may be 0 to 1, 0 to 1	
		Present Next state Output z		and 1 to 0 respectively. If a positive edge will				
		State	x=0	x=1	x=0	x=1	change the state of $Q_0$ from 1 to 0	
		S <sub>0</sub>	$S_1$	<b>S</b> <sub>2</sub>	0	0	force $Q_1$ from 1 to 0 and $Q_3$ from 1 to 0 and $Q_3$ from 1 to 0 and $Q_3$ for $Q_3$ from 1 to 0 and $Q_3$ for	
		$\mathbf{S}_1$	$S_2$	S <sub>1</sub>	0	Ő	Determine what type of counte effect.	r have this
		S <sub>2</sub>	$S_3$	S <sub>0</sub>	1	1	(a) Johnson Counters (b) Ripple	counters
		S <sub>3</sub>	$S_0$	<b>S</b> <sub>3</sub>	0	0	(c) UP Counters (d) Down	
								y. Lect. 2017
	(B)	Present	Next	state	O	utput z	Ans. (b)	<i>y</i> = = = = = = = = = = = = = = = = = = =
		State	x=0	x=1	x=0	x=1	35. Address decoding in large sized m	emory chips
		S <sub>0</sub>	$S_0$	S <sub>3</sub>	0	0	is by means of row and column dec	
		S <sub>1</sub>	$S_3$	S <sub>0</sub>	1	0	than flat decoding because:	
		S <sub>2</sub>	$S_2$	$S_1$	0	1	(a) decoders decode the input addres	SS
		S <sub>3</sub>	S,	<b>S</b> <sub>2</sub>	0	0	(b) decoders have priorities built-in	
							(c) the size of the flat decoder b	ecomes very
	(C)	Present	Next	state	O	utput z	large (d) row and column decoders enable	e faster decay
		State	x=0	x=1	x=0	x=1	of dynamic data	aster decay
		S <sub>0</sub>	$S_1$	S3	0	0		y. Lect. 2017
		S <sub>1</sub>	$S_2$	$\mathbf{S}_{0}$	0	0	Ans. (c)	<i>j</i> •
		S <sub>2</sub>	<b>S</b> <sub>3</sub>	$\mathbf{S}_{1}^{'}$	1	1	36. The disadvantage of write back	strategy in
		S <sub>3</sub>	S <sub>0</sub>	S <sub>2</sub>	0	0	cache is that:	strategy in
		4		201.4		20	(a) it generates repeated memory tra	ffic
	(D)	Present	Next	state	0	utput z	(b) it creates a write mechanism where the second s	henever there
	( )	State	x=0	x=1	x=0	x=1	is a write operation to cache	
		Suite S <sub>0</sub>	S <sub>1</sub>	S <sub>1</sub>	0	1	(c) portions of main memory may be	
		S <sub>1</sub>	$S_3$	$S_2$	0	0	(d) it requires local cache memory	
		$\mathbf{S}_{2}$	$S_2$	$\mathbf{S}_{0}$	1	1	every CPU in a multi processor e	
		S <sub>3</sub>	$\mathbf{S}_{0}^{2}$	S <sub>3</sub>	0	Ô		y. Lect. 2017
		17:3	~0	200 H	RB Polv	Lect. 2017	Ans. (c) 27 Which of the following possibilities	for coving
Ans	s. (c)						237. Which of the following possibilities for saving the return address of a sub- routine, supports	
							sub- routine recursion?	inc, supports
2011							(a) In a processor register	
	(a) 1110 0011 01 (b) 1110 1100 10					00 10	(b) In a memory location associated	with the call
		1110 101			1110 001		(c) On a stack	
	. /			Ť	RB Poly.	Lect. 2017	(d) All of the above	
Ans.	(b)							y. Lect. 2017
232.			n be ab	breviate			Ans. (c)	
	· · ·	Millions	of	Floating	g-Point	operations	38. The unit responsible for tracking	ng the next
		performe					instruction to be executed in :	
	(b) Millions of Fixed-Length operations performed per second.				Length	operations	(a) ALU (b) Mamany Address Degister	
		Millions			imitad	anarationa	<ul><li>(b) Memory Address Register</li><li>(c) Program counter</li></ul>	
	· · ·	performe		Floating-l	Liiiiteu	operations	(d) Instruction memory	
		Millions	of	Fixed-L	imited	operations		y. Lect. 2017
		performe			iiiitea	operations	Ans. (c)	<u>j. 2017</u>
		periorine	a per se		RB Polv.	Lect. 2017	<b>39.</b> Consider a 32-bit microprocessor h	aving 32_hit
Ans.	(9)				itte i ongi	2011	instructions, wherein first byte con	
233.	<u>`</u>	SD RAM	[ has 8]	K rows	with an a	access time	opcode and the remainder the imm	
200.						a refresh	operand or an operand address. Ho	
						133 MHz,	are needed for the program counte	
	-			d will be:		,	instruction registers?	
	(a)	0.0038		(b)	0.246		(a) 16, 16 (b) 8, 24	
	(c)	0.68			4.35		(c) 24, 8 (d) 24, 32	
				T	RB Poly.	Lect. 2017		E 18.05.2016
Ans.							Ans. (d) :	

230.	Construct the state table of a mod- 4 up/ down	23
	counter that detects the count of 2:	

**Computer Science Paper-I** 

<ul> <li>240. If a computer's main memory has 2048 locations of each 32 bits, then the total memory capacity is: <ul> <li>(a) 4 KB</li> <li>(b) 8 MB</li> <li>(c) 4 MB</li> <li>(d) 8 KB</li> <li>UPPCL AE 18.05.2016</li> </ul> </li> <li>241. The maximum directly addressable memory capacity of a 32- bit microprocessor having 32- bit instructions, wherein first byte contains the opcode and the remainder the immediate operand of an operand address. is: <ul> <li>(a) 16 MB</li> <li>(b) 16KB</li> <li>(c) 32 MB</li> <li>(d) 16 bytes</li> <li>UPPCL AE 18.05.2016</li> </ul> </li> </ul>	248. A computer running windows OS encodes characters in ASCII. What would it produce (ASCII code in hex) at the end of each line in a text file? (a) 41, 42 (b) OD, OA (c) 5B, 3F (d) 0A, 32 APPSC Poly. Lect. 13.03.2020Ans. (b) :
	249. Tou are designing a meroprocessor and
Ans. (a) :242. What is the word- length of the memory, if a CPU has 16 bits address and 1 MB memory access capacity ?(a) 16 bits(b) 8 bits(c) 16 bytes(d) 8 bytesUPPCL AE 18.05.2016	restricted to have only four bits in the flag register. What are the flags that you should provide in this case considering the most frequently used flags that are needed in a general computing? (a) Sign, Carry, Parity, Overflow (b) Parity, Zero, Sign, Overflow
Ans. (c) :	(c) Sign, Zero, Overflow, Carry
<ul> <li>243. Consider a magnetic disc consisting of 200 cylinders, each containing 20 tracks of 10 sectors, and each sector can contain 64 bytes.</li> </ul>	(d) Carry, Auxiliary Carry, Parity, Sign APPSC Poly. Lect. 13.03.2020 Ans. (c) :
What is the maximum capacity of the disk?(a) 2560000 bytes(b) 640 bytes(c) 12800 bytes(d) 1280000 bytesUPPCL AE 18.05.2016	250. A translation look aside buffer (TLB), also known as ATC, is a small cache that is a part of memory management hardware that translates:
Ans. (a) :	(a) PNP to NPN (b) NPN to PNP
244. A memory which has equal access time for all	(c) VPN to PPN (d) PPN to VPN APPSC Poly. Lect. 13.03.2020
its locations is called:	Arrsc roly. Lect. 15.05.2020 Ans. (c) :
<ul><li>(a) Read only memory</li><li>(b) Sequential access memory</li></ul>	251. A processor has got 16 registers, namely R0 to
(c) Random access memory	<b>R15.</b> The instruction format requires 4 bits to
(d) Read- write memory	express different arithmetic and logic
UPPCL AE 18.05.2016	operations. For a three-address instruction, what would be the minimum width (express in
Ans. (c) : 245. Which of the following assembly codes belongs	number of bits) of an add instruction of the
to general register- based CPU organization?	form ADD Rx, <sub>Ry</sub> , Rz).
(a) MULT (b) MULT R1	(a) 16 (b) 17
(c) MULT A (d) MULT R1, R2, R3	(c) 15 (d) 18 APPSC Poly. Lect. 13.03.2020
UPPCL AE 18.05.2016	× • • • • • • • • • • • • • • • • • • •
Ans. (d) :	Ans. (a) : 252. How many bits are used to store the
<ul> <li>246. A pair of base and limit registers in memory defines:</li> <li>(a) logical address space</li> <li>(b) network address space</li> <li>(c) physical address space</li> <li>(d) mass address space</li> </ul>	significance in IEEE754 floating point format? (a) 20 (b) 22 (c) 23 (d) 24 APPSC Poly. Lect. 13.03.2020 Ans. (c) :
APPSC Poly. Lect. 13.03.2020	11
Ans. (a) : 247. A 4-byte data (oX123456AB) is stored in	organized as multiple blocks, each of size 32- bytes. The processor generates 32-bit
memory with the starting location X. The	
following options show the possible addresses	
of the MS and LS bytes in;	comprising of the following.
i) Little endian and ii) big endian forms. Select the correct option.	1 Valid bit 1 Madified bit
-	1 Modified bit

	As many bits as the minimum needed to	260.	In the instruction given below which type of
	identify the memory block mapped in the		Data hazards occur
	cache.		MULTD R0, R2, R4 and DIVD R10, R0, R6
	What is the total size of memory needed at the cache controller to store meta-data (tags) for		(a) RAR (b) WAR
	the cache?		(c) RAW (d) WAW
	(a) 4864 bits (b) 6144 bits		UPPCL AE 2014
	(a) 4364 bits (b) 6144 bits (c) 6656 bits (d) 5376 bits	Ans	. (c) :
	(d) 5570 bits GATE 2011	261.	If n = 10 then total memory locations is
Ans	(d):		(a) 1 KB (b) 1 MB
			(c) 512 B (d) 10 KB
254.	What type of problem can be caused by the		(d) 10 RD UPPCL AE 2014
	electromagnetic field of speakers?	<b>A</b>	
	<ul><li>(a) Distortion of video display</li><li>(b) RAM errors</li></ul>		. (a) :
	(c) Computer shut down	262.	A two-way set associative cache memory uses
	(d) Read/write problem on magnetic disks and		blocks of four words. The cache can
	· · · · ·		accommodate a total of 2048 words from the
	types UPSC Senior Scientific Officer Grade-II 16.07.2017		main memory. The main memory size is $32 \times$
4			128 K.
	(d):		What is the word length of cache memory
255.	If each address space represents one byte of		(a) 39 bits (b) 14 bits
	storage space, how many address lines are		(c) 69 bits (d) 78 bits
	needed to access RAM chips arranged in an		UPPCL AE 2014
	$4 \times 6$ array, where each chip is $8k \times 4$ bits?		
	(a) $14$ (b) $15$ (d) $17$		. (d) :
	(c) 16 (d) 17 UPSC Senior Scientific Officer Grade-II 16.07.2017	263.	When used with an IC, what does the term
A			"QUAD" indicate?
Ans.			(a) 4 Circuits (b) 6 Circuits
256.	A 3 bit R/2R, DAC has a reference of 5V. If the		(c) 8 Circuits (d) 2 Circuits
	values of R and the binary input are 15 k $\square$ and		UPPCL AE 2014
	110 V respectively what is the output voltage?	Ans	. (a) :
	(a) $0.375$ V (b) $3.75$ V (c) $4.25$ V (d) $4.28$ V	264.	The memory hierarchy has a hit rate of 80
	(c) 4.25 V (d) 4.28 V	204.	percent and memory request takes 10ns to
<b>A</b>	UPSC Senior Scientific Officer Grade-II 16.07.2017		
	(b):		complete and memory miss takes 100ns to
257.	The cache memory of 1k words uses direct		complete. What is the average access time of
	mapping with a block size of 4 words. How		the level
	many blocks can be cache accommodate?		(a) 28s (b) 28ns
	(a) 128 words (b) 256 words		(c) 28ms (d) 280ns
	(c) 512 words (d) 1024 words		UPPCL AE 2014
	UPSC Senior Scientific Officer Grade-II 16.07.2017	Ans	. (b) :
	(b):	265.	Design a hard disk with 32 GB capacity. The
258.	For a 32 bit processer with a 32 bit instruction		hard disk should have 1024 byte sectors, 2048
	format in which the first 10 bits contains the		sectors/track and 4096 tracks/platter. How
	opcode and the remaining bits contain an		many platters are required?
	operand address. What is the maximum		• •
	directly addressable memory space?		(a) 6 (b) 4 (c) $5$ (b) 2
	(a) 16 MB (b) 4 GB		(c) 5 (d) 3
	(c) 1 KB (d) 4 MB		UPPCL AE 2014
	UPSC Senior Scientific Officer Grade-II 16.07.2017	Ans	. (b) :
Ans.		266.	Which system is not true when Multiprocessor
259.	What is the function performed by the G = A +		systems are classified according to the manner
	<b>B</b> + 1 in the ALU operations		in which CPUs and memory units are
	(a) Add A, B and increment		associated with one another
	(b) Add with Increment B		(a) NUMA (b) NORMA
	(c) Addition		(c) UMA (d) NOMA (c) UMA (d) NOMA
	(d) Add with carry input of 1		
	UPPCL AE 2014		UPPCL AE 2014
Ans	. (d) :	Ans	. (d) :
G		-	Vet

267. A computer consists of a processor and I/O 272. Consider a 4- way set associative cache device connected to main memory M via a consisting of 128 lines with a line size of 64 shared bus with a data bus width of one word. words. The CPU generates 20- bit address of a The processor can execute maximum 106 word in main memory. The number of bits in instructions per second. An average instruction the TAG, LINE and WORD field are requires five machine cycles, three of which use respectively. the memory bus. A memory read or write (a) 9, 6, 5 (b) 7, 7, 6 operation uses one machine cycle. Suppose that (c) 7, 5, 8 (d) 9, 5, 6 the processor is continuously executing RPSC ACF & FRO 23.02.2021 (CS) program that require 95% of its instruction Ans. (d) : execution rate but not any I/O instructions. Which of the following is advantage of virtual 273. Assume that one processor cycle equals one bus cycle. Now suppose the I/O device is to be used memorv? (a) Faster access to memory on an average. to transfer large blocks data between M and D. (b) Processes can be given protected address If programmed I/O is used and each one word I/O transfer requires the processor to execute spaces. two instructions estimate the maximum I/O (c) Linker can assign addresses independent of data transfer rate, in words per second, where the program will be loaded in physical possible through D memory (a) 1000000 words/second (d) Programs larger than the physical memory (b) 25000 words/second size can be run (c) 50000 words/second **RPSC ACF & FRO 23.02.2021 (CS)** (d) 20000 words/second Ans. (d) : **UPPCL AE 2014** 274. ..... register keeps tracks of the instructions Ans. (b) : stored in program stored in memory. 268. The addressing mode in which no memory (a) AR (Address Register) reference other than instruction fetch is (b) XR (Index Register) required to obtain the operand (c) PC (Program Counter) (a) Direct address (d) AC (Accumulator) (b) Register address Punjab PSC Lect. 2016 (IT) (c) Immediate address (d) Register Indirect address Ans. (c) : UPPCL AE 2014 275. 'Aging registers' are..... Ans. (a) : (a) Counters which indicate how long ago their 269. Which of the following is not the phase of associated pages have been referenced compiler's code generation? (b) Registers which keep track of when the (a) Instruction scheduling program last accessed (b) Instruction decoding (c) Counters to keep track of last accessed (c) Instruction selection instruction (d) Register allocation (d) Counters to keep track of the latest data **UPPCL AE 2014** structures referred Ans. (b) : Punjab PSC Lect. 2016 (IT) 270. What is the size of decoder to select row of the Ans. (a) : chip with size 128×8 RAM, each to address 276. Generally Dynamic Ram is used main memory 2048 byte of memory? in a computer system as it..... (a) 4×16 (b)  $4 \times 12$ (a) Consumer less power (c) 6×12 (d) 8×16 (b) has higher speed RPSC ACF & FRO 23.02.2021 (CS) (c) has lower cell density Ans. (a) : (d) needs refreshing circuitry 271. A computer uses a memory unit with 256 K Punjab PSC Lect. 2016 (IT) words of 32 bits each. A binary instruction Ans. (b) : code is stored in one word of memory. The 277. Cache memory works on this principle instruction has four parts : an indirect bit, an of..... opcode a register code part to specify one of 64 (a) Locality of data registers, and an address part. What is the size (b) Locality of memory of opcode in number of bits? (c) Locality of reference (a) 6 (b) 7 (c) 8 (d) 9 (d) Locality of reference & memory RPSC ACF & FRO 23.02.2021 (CS) Punjab PSC Lect. 2016 (IT) Ans. (b) : Ans. (c) :

**Computer Science Paper-I** 

278. Ans. 279.	What about recursion is true in comparison with iteration?	285. Ans. 286.	If there are 32 segments, each size 1 k bytes, then the logical address should have (a) 13 bits (b) 14 bits
	<ul><li>(a) very expensive in terms of memory</li><li>(b) low performance</li></ul>		(c) 15 bits (d) 16 bits ISRO Scientist/Engineer 2015
	(c) every recursive program can be written with	Ans.	
	iteration too.	287.	How may 32 K ×1 RAM chips are needed to
	(d) All of the above Punjab PSC Lect. 2016 (IT)		provide a memory capacity of 256 K- bytes?
Ans	(d) :		(a) 8 (b) $32$ (c) $64$ (d) $128$
280.			(c) 64 (d) 128 ISRO Scientist/Engineer 2015
	(a) a user computer system	Ans.	
	(b) a processor in a large-scale computer that	288.	Which of the given number has its IEEE-754
	executes operating system instructions (c) a minicomputer that relieves main-frame		32-bit floating- point representation as (0
	computers at a computer centre of		10000000 110 0000 0000 0000 0000 0000)
	communications control functions		(a) 2.5 (b) 3.0 (c) 3.5 (d) 4.5
	(d) None of the options		ISRO Scientist/Engineer 2015
	Punjab PSC Network Engineer 21.06.2014	Ans.	
Ans.		289.	Which of the following is not a valid multicast
281.	You wish to install a hardware device that is not Plug and Play. Which of the following is		MAC address?
	commonly the first instruction given to install		(a) 01:00:5E:00:00:00 (b) 01:00:5E:00:00: FF
	this device ?		(c) 01:00:5E:00: FF: FF
	(a) Install the driver (b) Install the device		(d) 01:00:5E:FF: FF: FF
	(c) Turn the power off (d) Discount the monitor <b>Punjab State Civil Supplies Corp. Ltd. 13.11.2011</b>		ISRO Scientist/Engineer 2014
Ans.		Ans.	
282.	Select the statement which is not true in case of	290.	How much memory is required to implement z- buffer algorithm for a 512×512×24 bit-plane
	a pointer.		image
	(a) Can manipulate data which is at different memory location.		(a) 768 KB (b) 1 MB
	(b) Helps in dynamic memory allocation.		(c) 1.5 MB (d) 2MB
	(c) Helps in more compact and efficient coding.	4 700	ISRO Scientist/Engineer 2014
	(d) A pointer requires same memory space as the	Ans. 291.	Suppose you want to build a memory with 4
	data type which it is pointing to. Karnataka PSC Comp. Sci. Teacher 16.10.2017	2/1.	byte word and a capacity of $2^{21}$ bits. What is
Ans.			type of decoder required if the memory is built
283.	In $X=(M+N xO)/(P \times Q)$ , how many one-		using 2K× 8 RAM chips?
	address instructions are required to evaluate		(a) 5 to 32 (b) 6 to 64 (c) 4 to 16 (d) 7 to 128
	it?		ISRO Scientist/Engineer 2014
	(a) 4 (b) 6 (c) 8 (d) 10	Ans.	
	ISRO Scientist/Engineer 2015	292.	If each address space represents one byte of
Ans.			storage space, how many address lines are
284.	The minimum time delay between the initiation		needed to access RAM chips arranged in a 4×6
	of two independent memory operations is called		array, where each chip is 8K×4 bits?
	(a) Access time (b) Cycle time (d) Latency time		(a) 13 (b) 15 (c) 16 (d) 17
	(c) Rotational time (d) Latency time ISRO Scientist/Engineer 2015		ISRO Scientist/Engineer 2014
Ans.		Ans.	
	V*/		

293. The number of logical CPUs in a computer	300. The cache bridges the speed gap between
having two physical quad-core chips with	and
hyper threading enabled is .	(a) RAM and ROM
(a) 1 (b) $2$	(b) RAM and Secondary memory
(c) 8 (d) 16	(c) Processor and RAM
ISRO Scientist/Engineer 2014	(d) None of the above
Ans. (d)	
	GPSC Asstt. Prof. 30.06.2016
294. Consider a 33 MHz CPU based system. What is	Ans. (c) :
the number of wait states required if it is	<b>301.</b> When the processor receives the request from a
interfaced with a 60ns memory? Assume a	device, it responds by sending
maximum of 10ns delay for additional circuitry	(a) Acknowledge signal (b) BUS grant signal
like buffering and decoding.	(c) Response signal (d) None of the above
(a) 0 (b) 1	GPSC Asstt. Prof. 30.06.2016
(c) 2 (d) 3	
ISRO Scientist/Engineer 2014	Ans. (b) :
Ans. (c)	<b>302.</b> The disadvantage of DRAM over SRAM is/are
295. Consider a small 2-way set-associative cache	
memory, consisting of four blocks. For	(a) Lower data storage capacities
choosing the block to be replaced, use the least	(b) Higher heat dissipation
recently (LRU) scheme. The number of cache	(c) The cells are not static
misses for the following sequence of block	(d) All of the above
addresses is 8,12,0,12,8	GPSC Asstt. Prof. 30.06.2016
(a) 2 (b) 3	
$(c) \frac{1}{4}$ $(d) \frac{1}{5}$	Ans. (c) :
ISRO Scientist/Engineer 2007	<b>303.</b> The block transfer capability of the DRAM is
	called
Ans. (c)	(a) Burst mode (b) Block mode
296. In comparison with static RAM memory, the	(c) Fast page mode (d) Fast frame mode
dynamic RAM memory has	<b>GPSC Asstt. Prof. 30.06.2016</b>
(a) lower bit density and higher power	Ans. (c) :
consumption (b) higher bit density and higher resume	<b>304.</b> The iconic feature of the RISC machine among
(b) higher bit density and higher power	the following is
consumption	(a) Reduced number of addressing modes
(c) lower bit density and lower power	
consumption	(b) Increased memory size
(d) higher bit density and lower power	(c) Having a branch delay slot
consumption	(d) All of the above
ISRO Scientist/Engineer 2007	GPSC Asstt. Prof. 30.06.2016
Ans. (b)	Ans. (c) :
297. Virtual memory is	<b>305.</b> Out of the following which is not a CISC
(a) Part of Main Memory only used for swapping	machine.
(b) A technique to allow a program, of size more	(a) IBM 370/168 (b) VAX 11/780
than the size of the main memory, to run	(c) Intel 80486 (d) Motorola A567
(c) Part of secondary storage used in program	GPSC Asstt. Prof. 30.06.2016
execution	
(d) None of these	Ans. (d) :
ISRO Scientist/Engineer 2007	<b>306.</b> In IEEE 32-bit representations, the mantissa of
Ans. (b)	the fraction is said to occupy bits.
298. The principal of locality of reference justifies	(a) 24 (b) 23
the use of	(c) 20 (d) 16
(a) virtual memory (b) interrupts	GPSC Asstt. Prof. 30.06.2016
(c) main memory (d) cache memory	Ans. (b) :
ISRO Scientist/Engineer 2007	<b>307.</b> The main advantage of multiple bus
Ans. (d)	organization over a single bus is
	(a) Reduction in the number of cycles for
299. For converting a virtual address into the	execution
physical address, the programs are divided into	
	(b) Increase in size of the registers
(a) Pages (b) Frames	(c) Better Connectivity
(c) Segments (d) Blocks	(d) None of the above
GPSC Asstt. Prof. 30.06.2016	GPSC Asstt. Prof. 30.06.2016
Ans. (a) :	Ans. (a) :

<b>308.</b> The return address from the interrupt-service	0 I 0
(a) System heap (b) Processor register	system functionality in connection with file
(c) Processor stack (d) Memory	(a) Creating and deleting file
GPSC Asstt. Prof. 30.06.2016	
	(b) creating and deleting and totolles
Ans. (c) :	(c) Storage allocation
<b>309.</b> The time between the receiver of an interrupt	
and its service is	(e) Backing up files on stable storage media
(a) Interrupt delay (b) Interrupt latency	CGPSC Asstt. Prof. 2014 (CS)
(c) Cycle time (d) Switching time	Ans. (c)
GPSC Asstt. Prof. 30.06.2016	317. Which of the following is an unguided
Ans. (b) :	transmission media?
310. The write-through procedure is used	(a) Magnetic media
(a) To write onto the memory directly	
(b) To write and read from memory	(b) Twisted pair
simultaneously	(c) Radio transmission
(c) Both (a) and (b)	(d) Coaxial cable
(d) None of the above	(e) Fiber optics
GPSC Asstt. Prof. 30.06.2016	CGPSC Asstt. Prof. 2014 (CS)
	Ans. (c)
Ans. (c) :	318. The number of lines contained in a set
311. A message is authenticated using in SSL.	
(a) MAC (Message Access Code)	associative cache can be calculated from
(b) MAC (Message Authentication Code)	(a) the number of bits in the memory address,
(c) MAC (Machine Authentication Code)	the number of bits assigned to the tag and the
(d) MAC (Machine Access Code)	number of bits assigned to the set id
GPSC Asstt. Manager 13.12.2020 (IT)	(b) the number of bits in the memory address, the
Ans. (b) :	number of bits assigned to the tag, the number
<b>312.</b> S/MIME is an acronym for	of bits assigned to the set id and the number
	of bits assigned to the word id (identifying the
(a) Secure/Multimedia Internet Mailing Extensions	
(b) Secure/Multipurpose Internet Mailing	(c) the number of bits in the memory address, the
Extensions	number of bits assigned to the set id and the
(c) Secure/Multimedia Internet Mail Extensions	· · · · · · · · · · · · · · · · · · ·
(d) Secure/Multipurpose Internet Mail Extensions	
GPSC Asstt. Manager 13.12.2020 (IT)	
Ans. (d) :	(d) None of the above
313. The command used to get the size of hdisk0 in	
an AIX LPAR set of virtual disks is	Ans. (b) :
(a) Isdev (b) Iquervpv	<b>319.</b> The principle of locality of reference justifies
(c) Isattr (d) Getconf	the use of
GPSC Asstt. Manager 13.12.2020 (IT)	(a) virtual memory (b) interrupts
Ans. (d) :	(c) cache memory (d) secondary memory
<b>314.</b> Which of the following is non- emissive display	
devices?	
(a) CRT display	Ans. (c) :
(b) Plasma panel display	<b>320.</b> How many 8-bit characters can be transmitted
(c) LCD	per second over a 9600 baud serial
(d) LED	communication link using asynchronous mode
(e) Electroluminescent display	of transmission with one start bit, eight data
CGPSC Asstt. Prof. 2014 (CS)	bits, two stop bits, and one parity bit?
	(a) 600 (b) 800
Ans. (c)	(c) 876 (d) 1200
315. In a two- pass assembler, which of the	APPSC Lect. Degree College 07.06.2017 (CS)
following is not a valid task of pass-1?	Ans. (b) :
(a) To determine the length of machine instruction	
(b) To keep track of location counter	321. The Mapping of IP address to MAC address is
(c) To generate symbol table	done by
(d) To generate literal table	(a) ARP (b) RARP
(e) To process pseudo ops	(c) DHCP (d) RSVP
CGPSC Asstt. Prof. 2014 (CS)	TANGEDCO AE 2018
Ans. (e)	Ans. (a)

322.	Address bits needed to select all locations in memory if 16K×8 RAM(a) 8 bits(b) 10 bits(c) 14 bits(d) 16 bitsTANGEDCO AE 2018	328.	Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20 - bit address of a word in main memory. The number of bits in the TAG, LINE and WORD fields are
Ans.	(c)		respectively :-
323.	The ALU makes use of to store the		(a) 9, 6, 5 (b) 7, 7, 6 (c) 7, 5, 8 (d) 9, 5, 6
	intermediate results.		(c) 7, 5, 5 RPSC VPIITI 2012 (CS)
	(a) Accumulator (b) Registers	Ans.	(b):
	(c) Heap (d) Stack	329.	Consider a disk pack with 16 surfaces, 128
	TANGEDCO AE 2018		tracks per surface and 256 sectors per track.
Ans.	(a)		512 bytes of data are stored in a bit serial
324.	The vector architecture of processor belongs to		manner in a sector. The capacity of the disk
	the Flynn's taxonomy of		pack and the number of bits required to specify
	(a) SISD (b) SIMD		a particular sector in the disk are respectively :
	(c) MIMD (d) MISD		(a) 256 Mbyte, 19 bits (b) 256 Mbyte, 28 bits (c) 512 Mbyte, 20 bits (d) 64 Chute 28 bits
	TANGEDCO AE 2018		(c) 512 Mbyte, 20 bits (d) 64 Gbyte, 28 bit <b>RPSC VPIITI 2012 (CS)</b>
Ans.	(b)	Ans.	
325.	What happens, when a program tries to access	330.	A CPU has a five-stage pipeline and runs at 1
	a page that is mapped in address space but not	550.	GHz frequency. Instruction fetch happens in
	loaded in physical memory?		the first stage of the pipeline. A conditional
	(a) Segmentation fault occurs		branch instruction computes the target address
	(b) Fatal error occurs		and evaluates the condition in the third stage of
	(c) Page fault occurs		the pipeline. The processor stops fetching new
	(d) No error occurs		instructions following a conditional branch
	(e) System error occurs		until the branch outcomes is known. A
	CGPSC Asstt. Prof. 2014 (IT)		program executes 10 <sup>s</sup> instructions out of which
Ans.	(c) :		20% are conditional branches. If each
	A file of size 2000KB is to be sent from station		instruction takes one cycle to complete on average, the total execution time of the
	A to station B through a link. The RTT is		program is :
	200ms and size of packet is 1KB. Link		(a) 1.0 second (b) 1.2 seconds
	bandwidth is infinite which implies that the		(c) 1.4 seconds (d) 1.6 seconds
	transmit time of a packet is nearby zero.		RPSC VPIITI 2012 (CS)
	Initially 3xRTT time is takes for 'handshaking'	Ans.	(b):
	before data is sent. Packets are sent in a special	331.	
	way, like one packet is sent during the first		having a single interrupt request line and a
	RTT, two packets are sent during the second		single interrupt grant line ?
	RTT, four packets are sent during the third		(a) Neither vectored interrupt nor multiple
	RTT and so on. What will be the total time		interrupting devices are possible
	required to transfer the file?		(b) Vectored interrupts are not possible but multiple interrupting devices are possible.
	(a) 2.4s (b) 2.5s		(c) Vectored interrupts and multiple interrupting
	(c) 2.6s (d) 2.7s		devices are both possible
	RPSC VPIITI 2012 (CS)		(d) Vectored interrupt is possible but multiple
Ans.	(d):		interrupting devices are not possible
327.	Consider the following statements: I. A logical		RPSC VPIITI 2012 (CS)
	address does not refer to an actual existing	Ans.	(b):
	address in memory II. A physical address that	332.	The instruction, Add # 45, R1 does :
	refers to an actual physical address in memory.		(a) Adds the value of 45 to the address of R1 and
	Which of the following is correct ?		stores 45 in that address
	(a) I (b) $\mathbf{I}$		(b) Adds 45 to the value of R1 and stores in R1
	(b) II (c) Both the correct		(c) Finds the memory location 45 and adds that $a = 10^{-1}$
	<ul><li>(c) Both the correct</li><li>(d) None of the statement are correct</li></ul>		content to that of R1 (d) None of these
	(d) None of the statement are correct <b>RPSC VPIITI 2012 (CS)</b>		(d) None of these <b>RPSC VPIITI 2012 (CS)</b>
Ans.		Ans	(b):
AII3.	(*) •	1113.	(*) •
Com	nuter Science Paner-I	36	VCT

333.	A set associative cache consists of 64 lines, or		(c) communication protocol
	slots divided into four lines sets. Main memory		(d) none of these
	consists of 4k blocks of 128 words each. What		ISRO Scientist/Engineer 2008
	are the number of the bits of TAG. Set offset	Ans.	(b)
	and word offset respectively ?           (a) 8, 4, 7         (b) 7, 5, 7	340.	Which of the following architecture is/are not
	$\begin{array}{c} (a) & 8, 4, 7 \\ (c) & 7, 5, 8 \\ (d) & 8, 5, 6 \end{array}$		suitable for realising SIMD?
	(d) 0, 5, 0 RPSC VPIITI 2012 (CS)		(a) Vector processor (b) Array processor
Ans.			(c) Von Neumann (d) All of the above
334.	What is the source and destination addressing		ISRO Scientist/Engineer 2008
	mode for the instruction ?	Ans.	(c)
	ADD Ax, [500];	341.	More than one word are put in one cache block
	$\mathbf{A}\mathbf{x} \leftarrow \mathbf{M}[500];$		to
	(a) Immediate memory direct		(a) exploit the temporal locality of reference in a
	(b) Memory direct & Register indirect		program
	(c) Memory direct & Register direct		(b) exploit the spatial locality of reference in a
	(d) Memory indirect & Register indirect		program
	RPSC VPIITI 2012 (CS)		(c) reduce the miss penalty
Ans.			(d) none of these
335.	Consider a cache with 40 bit address 16384		ISRO Scientist/Engineer 2008
	blocks and block size is 256 byte Tags are 19 bit long. How many sets are there and what is	Ans.	
	the associating of a cache ?	342.	The performance of a pipelined processor
	(a) 1024 sets, 8 way set associative		suffers if
	(b) 4096 sets, 4 way set associative		(a) The pipeline stages have different delays
	(c) 8192 sets, 2 way set associative time		(b) consecutive instructions are dependent on each other
	(d) None of these		(c) the pipeline stages share hardware resources
r	RPSC_VPIITI 2012 (CS)		(d) all of these
Ans.			ISRO Scientist/Engineer 2008
336.	What is the address of the operand in a	Ans.	
	computation- type instruction :-	Alls. 343.	
	<ul><li>(a) Direct Address</li><li>(b) Relative Address</li><li>(c) Effective Address</li><li>(d) Register Address</li></ul>	545.	A computer which issues instructions in order, has only 2 registers and 3 opcodes ADD, SUB
	(c) Effective Address (d) Register Address (RPSC VPIITI 2012 (CS)		and MOV. Consider 2 different
Ans.			implementations of the following basic block:
	A certain processor uses a fully associative		Case 1 Case2
0071	cache of size 16 kB. The cache block size is 16		t1 = a + b; $t2 = c + d;$
	bytes. Assume that the main memory is byte		t2 = c + d; $t3 = e - t2;$
	addressable and uses a 32-bit address. How		t3 = e + t2; $t1 = a + b;$
	many bits are required for the Tag and the		t4 = t1 + t2; $t4 = t1 - t2;$
	Index fields respectively in the address		Assume that all operands are initially in
	generated by the processor?		memory. Final value of computation also has to
	<ul> <li>(a) 24 bits and 0 bits</li> <li>(b) 28 bits and 4 bits</li> <li>(c) 24 bits and 4 bits</li> <li>(d) 28 bits and 0 bits</li> </ul>		reside in memory. Which one is better in terms
	(c) 24 bits and 4 bits (d) 28 bits and 0 bits GATE-2019		of memory accesses and by how many MOV
Ans.			instructions?
338.	The total time to prepare a disk drive		(a) Case 2, 2 (b) Case 2, 3
550.	mechanism for a block of data to be read from		(c) Case 1, 2 (d) Case 1, 3
	it is		ISRO Scientist/Engineer 2020
	(a) seek time	Ans.	
	(b) latency	344.	Which of the following is a type of a out-of-
	(c) latency plus seek time		order execution, with the reordering done by a
	(d) transmission time		compiler.
	ISRO Scientist/Engineer 2008		(a) Loop unrolling (b) Dead and a dimination
Ans.			(b) Dead code elimination
339.	The device which is used to connect a		<ul><li>(c) Strength reduction</li><li>(d) Software pipelining</li></ul>
	peripheral to bus is known as		(d) Software pipelining ISPO Scientist/Engineer 2020
	(a) control register	A	ISRO Scientist/Engineer 2020
	(b) interface	Ans.	(u)
<u> </u>	autor Salanas Danar I	7	VCT

345.	A non-pipelined CPU has 12 general purpose registers (R0, R1, R1,R12). Following operations are supported ADD Ra, Rb, Rr Add Ra to Rb and store the result in Rr MUL Ra, Rb, Rr Multiply Ra to Rb and store the result in Rr MUL operations takes two clock cycles, ADD takes one clock cycle. Calculate minimum number of clock cycles required to compute the value of the expression XY + XYZ + YZ. The variables X, Y, Z are initially available in registers R0, R1 and R2 and contents of these registers must not be modified. (a) 5 (b) 6	351.         Ans.         352.	The immediate addressing mode can be used for 1. Loading internal registers with initial values 2. Perform arithmetic or logical operation on data contained in instructions. Which of the following is true? (a) Only 1 (b) Only 2 (c) Both 1 and 2 (d) Immediate mode refers to data in cache ISRO Scientist/Engineer 2020 (c) Statements associated with registers of CPU are given. Identify the false statement. (a) The program counter holds the memory address of the instruction in execution.
	(c) 7 (d) 8 ISRO Scientist/Engineer 2020		(b) Only opcode is transferred to the control unit.
Ans.			(c) an instruction in the instruction register
346.	One instruction tries to write an operand		(d) The value of the program counter is
	before it is written by previous instruction.		incremented by 1 once its value has been read
	This may lead to a dependency called		to the memory address register.
	<ul><li>(a) True dependency</li><li>(b) Anti-dependency</li></ul>		ISRO Scientist/Engineer 2020
	(c) Output dependency	Ans. 353.	(a) Which of the following affects the processing
	(d) Control hazard	555.	power assuming they do not influence each other.
<b>A</b>	ISRO Scientist/Engineer 2020		(1) Data bus capability
Ans. 347.	(c) Remote Procedure Calls are used for		(2) Addressing scheme
347.	<ul><li>(a) communication between two processes remotely different from each other on the same system</li><li>(b) Communication between two processes on</li></ul>		(3) Clock speed         (a) 3 only       (b) 1 and 3 only         (c) 2 and 3 only       (d) 1, 2 and 3         ISRO Scientist/Engineer 2020
	<ul><li>the same system</li><li>(c) Communication between two processes on</li></ul>	Ans.	(d)
	separate systems	354.	
	(d) None of the above		instructions. Each instruction is 32 bit long and has 4 fields namely opcode, two register
<b></b>	ISRO Scientist/Engineer 2020		identifiers and an immediate operand of
Ans.			unsigned integer type. Maximum value of the
348.	A magnetic disk has 100 cylinders, each with 10 tracks of 10 sectors. If each sector contains		immediate operand that can be supported by
	128 bytes, what is the maximum capacity of the		the processor is 8191. How many registers the
	disk in kilobytes?		processor has? (a) 32 (b) 64
	(a) 1,280,000 (b) 1280		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	(c) 1250 (d) 128,000 ISBO Scientist/Engineer 2020		ISRO Scientist/Engineer 2020
Ans.	ISRO Scientist/Engineer 2020	Ans.	
349.	How many total bits are required for a direct-	355.	In which parallel computer, the same
547.	mapped cache with 128 KB of data and 1 word		instruction is executed synchronously by all
	block size, assuming a 32 bit address and 1		processing units?(a) SISD(b) SIMD
	word size of 4 bytes?		(c) MISD (d) MIMD
	(a) 2 Mbits (b) 1.7 Mbits (c) 2.5 Mbits (d) 1.5 Mbits		UPSC Poly Lect. 10.03.2019
	ISRO Scientist/Engineer 2020	Ans.	(b):
Ans.		356.	The ratio of time taken by single processor
350.	which of the following is an efficient method of		system and that taken by a parallel processing
	cache updating?		system is called:
	(a) Snoopy writes (b) Write through		<ul><li>(a) Efficiency</li><li>(b) Speed up</li><li>(c) Throughput</li><li>(d) Turnaround time</li></ul>
	(c) Write within (d) Buffered write ISRO Scientist/Engineer 2020		UPSC Poly Lect. 10.03.2019
Ans.		Ans.	
A115.	("/		

357.	The hardware technique that detects and resolves hazards is called:(a) Interlock(b) Intralock(c) Halt(d) Inter unlockUPSC Poly Lect. 10.03.2019	364.	An interface that provides I/O transfer of datadirectly to and from the memory unit andperipheral is termed as(a) DMA(b) UART(c) USRT(d) Serial InterfaceTSPEC Memory 2015
Ans.	(a):	4-10-0	TSPSC Manager 2015
358.	If the time to transfer a block from the controller to memory over the bus is longer than the time to read a block from the disk, it may be necessary to read one block and then skip two or more blocks is called:(a) Spooling(b) Interleaving(c) Interlinking(d) Data hidingUPSC Poly Lect. 10.03.2019	Ans. 365.	(a): In a 32- bit floating- point format, the leftmost bit stores the sign of the number. The exponent value is stored in the next eight bits. A bias of 127 is subtracted from the field to get the true exponent value. The base is assumed to be 2. The format stores a normalized floating- point number, with the left- most being implicit. Thus remaining 23 bits are used to store 24-bit
Ans.			significant. What is the highest positive integer
359.	A general solution for the machine with many completely independent address spaces which can grow or shrink independently, without affecting each other?(a) Paging(b) Segmentation(c) Framing(d) Spooling	Ans. 366.	that can be represented (a) $2^{128}$ (b) $(2-2^{-23}) \times 2^{128}$ (c) $2^{127}$ (d) $(2-2^{-23}) \times 2^{127}$ TSPSC Manager 2015
	UPSC Poly Lect. 10.03.2019		unit is called as
Ans. 360.	(b) : For a bus frequency of 100 MHz and with data being transferred at 64 bits at a time. The DDR		<ul> <li>(a) micro- instruction</li> <li>(b) micro- operation</li> <li>(c) machine instruction</li> <li>(d) micro- program</li> </ul>
	SDRAM gives a transfer rate of: (a) 800 MB/S (b) 1600 MB/S		TSPSC Manager 2015
	(a) 800 MB/S (b) 1000 MB/S (c) 3200 MB/S (d) 6400 MB/S	Ans.	
	UPSC Poly Lect. 10.03.2019	367.	Suppose that a bus has 16 data lines and requires 4 cycles of 250nsecs each to transfer
Ans.	(b):		data. The bandwidth of this bus would be 2
361.	A block set-associative cache consists of a total		Megabytes/sec. If the cycle time of the bus was
	of 64 blocks divided into four-block sets. The main memory contains 4096 blocks, each		reduced to 125nsecs and the number of cycles required for transfer stayed the same what
	consisting of 128 words. The number of bits in		would the bandwidth of the bus?
	main memory address will be:		(a) 1 Megabyte/sec (b) 4 Megabytes/sec
	(a) 17 bits (b) 18 bits		(c) 8 Megabytes/sec (d) 2 Megabytes/sec TSPSC Manager 2015
	(c) 19 bits (d) 20 bits UPSC Poly Lect. 10.03.2019	Ans.	
Ans.		368.	which of the following activities is not done by
362.	What would be the speed of a processor in		memory management?
	terms instructions per second if the processor		(a) Keep an account of which part of memory are currently being used by each of the processes
	has two types of instructions A and B. Type A		(b) Decide which processes are to be brought into
	instructions take 18 clock cycles and type B		memory when memory space becomes
	instructions take 8 clock cycles, Programs on an avarage use 20% of type A and 80% of type		available (c) Allocate and de- allocate memory space as
	an average use 20% of type A and 80% of type B instructions. The clock rate is of 1 GHz.		(c) Allocate and de- allocate memory space as needed
	(a) 1000MIPS (b) 10MIPS		(d) Storage allocation
	(c) 100MIPS (d) 1000MIPS		TSPSC Manager 2015
	TSPSC Manager 2015	Ans.	
Ans.		369.	Which of the following techniques can be used to counter the problem of external
363.	8 8		fragmentation that occurs in dynamic
	number (2's complement)(a) add(b) subtract		partitioning memory management?
	(a) add (b) subtract (c) multiply (d) divide		<ul><li>(a) Compaction</li><li>(b) Segmentation</li><li>(c) Swapping</li><li>(d) Splitting</li></ul>
	TSPSC Manager 2015		(c) Swapping (d) Splitting TSPSC Manager 2015
Ans.	(c) :	Ans.	(a) :

370. Ans. 371.	A 32 bit adder is formed by cascading 4 bit CLA adder. The gate delays (latency) for getting the sum bits is (a) 16 (b) 18 (c) 17 (d) 19 ISRO Scientist/Engineer 17.12.2017 (b) : We consider the addition of two 2's		A computer with 32 bit word size uses 2s compliment to represent to represent numbers. The range of integers that can be represented by this computer is (a) $-2^{32}$ to $2^{32}$ (b) $-2^{31}$ to $2^{32}-1$ (c) $-2^{31}$ to $2^{32}-1$ (d) $-2^{31}-1$ to $2^{32}-1$ ISRO Scientist/Engineer 17.12.2017
	compliment number $b_{n-1}b_{n-2}b_0$ and $a_{n-1}a_{n$	Ans.	
	2a <sub>0</sub> . A binary adder for adding two unsigned binary number is used to add two binary	376.	Let M = 11111010 and N = 00001010 be two 8
	number. The sum is denoted by $c_{n-1}C_{n-2}c_0$		bit two's compliment number. Their product in
	The carry out is denoted by $c_{out}$ . The overflow		two's complement is
	condition is identified by		(a) 11000100(b) 10011100(c) 10100101(d) 11010101
	(a) $c_{out}\left(\overline{a_{n-1}}Ab_{n-1}\right)$		ISRO Scientist/Engineer 17.12.2017
		Ans.	
	(b) $a_{n-1}b_{n-1}c_{n-1} + a_{n-1}b_{n-1}c_{n-1}$	377.	For a pipelines CPU with a single ALU,
	(c) $c_{out} \oplus c_{n-1}$	577.	consider the following:
	(d) $a_{n-1} \oplus b_{n-1} \oplus C_{n-1}$		A. The $j + 1^{st}$ instructions uses the result of $j^{th}$
	ISRO Scientist/Engineer 17.12.2017		instruction as an operand
Ans.			B. conditional jump instruction
372.	Station A uses 32 byte packets to transmit		C. $j^{th}$ and $j + 1^{st}$ instructions require ALU at
072.	messages to Station B using a sliding window		the same time
	protocol. The round trip time delay between A		Which one of the above causes a hazard?
	and B is 40 ms and the bottleneck bandwidth		(a) A and B only (b) B and C only
	on the path A and B is 64 kbps. What is the		(c) B only (d) A, B, C
	optimal window size that A should use?(a) 5(b) 10		ISRO Scientist/Engineer 17.12.2017
	$\begin{array}{c} (a) & b \\ (c) & 40 \\ (d) & 80 \\ \end{array}$	Ans.	
	ISRO Scientist/Engineer 17.12.2017	378.	In designing a computer's cache system, the
Ans.	(b):		cache block for cache line) size is an important
373.	A two way set associative cache memory unit		parameter. Which one of the following
	with a capacity of 16 KB is built using a block		<ul><li>statements is correct in this context?</li><li>(a) Smaller block size incurs lower cache miss</li></ul>
	size of 8 words. The word length is 32 bits. The physical address space is 4 GB. The number of		penalty
	bits in the TAG, SET fields are		(b) Smaller block size implies better spatial
	(a) 20, 7 (b) 19, 8		locality
	(c) 20, 8 (d) 21, 9		(c) Smaller block size implies smaller cache tag
	ISRO Scientist/Engineer 17.12.2017		(d) Smaller block size implies lower cache hit
Ans.			time
374.	A CPU has a 32 KB direct mapped cache with 128 byte block size. Suppose A is a 2	-	ISRO Scientist/Engineer 17.12.2017
	dimensional array of size $512 \times 512$ with	Ans.	(a):
	elements that occupy 8 bytes each. Consider	379.	Consider an instruction of the type LW R1,
	the code segment		20(R2) which during execution reads a 32 bit
	for (i = 0; i< 512; i++){		word from memory and stores it in a 32 bit
	for $(j = 0; j < 512; j++)$		register R1. The effective address of the
	x + = A[i][j];		memory location is obtained by adding a
	}		constant 20 and contents of R2. Which one best
	Assuming that array is stored in order A [0][0],		reflects the source operand
	A[0][1], A[0][2] the number of cache		(a) Immediate addressing
	misses is		(b) Register addressing
	(a) 16384 (b) 512		<ul><li>(c) Register indirect addressing</li><li>(d) Indexed addressing</li></ul>
	(c) 2048 (d) 1024 ISPO Scientist/Engineer 17 12 2017		(d) Indexed addressing ISRO Scientist/Engineer 17.12.2017
Ano	ISRO Scientist/Engineer 17.12.2017	Ans	<u> </u>
Ans.	(a) •	Ans.	(1).

380. Ans. 381.	attributesA,B,C,Ddescribedintermsof10,4,50,20distinctvaluesrespectively.Assuming that each cell occupied 2 bytes ofmemory, what is the total memory spacerequiredtomaterializeallpossible3-Dimensional cuboids of the dataset?(a)32,000 bytes(b)33,600 bytes(c)16,800 bytes(c)16,800 bytes(d)14,800 bytes(CS)(b) :Triple Modular Redundancy (TMR) for fault	Ans. 387.	(c) 4.16 (c) ISRO Sc (c) : In which of the following transfer does the peripho- with the memory?	ed 80% n main b) 2.00 d) 6.09 cientist, g mode eral in b) Inter d) Perij	6 of the time? 1 memory. /Engineer 2013 es of I/O data iteract directly Tupt I/O pheral access
	tolerance is characterized by (a) Each device is replicated three times	388.	Given the following table	for a	program trace
	(b) Each voter is a circuit that has three inputs		experiment:		I B
	and one output		Instruction type	CPI	Instruction
	(c) Each device is replicated three times and		Anithmatic and lasis	1	Mix (in %)
	Each voter is a circuit that has three inputs		Arithmetic and logic Load/store with cache hit	1 2	55 22
	one output		Branch	4	14
	(d) None of the given options		Memory reference with	8	9
r	APPSC Lect. 2017 (Degree College) (CS)		cache miss		
Ans.			Calculate the performanc		
382.	which of the following is NOT a method used		terms of MIPS, given that instructions on 300-MHz		
	for data transfer between peripherals and			) 132	
	memory?			l) 185	
	<ul><li>(a) Programmed I/O</li><li>(b) Interrupt initiated I/O</li></ul>		APPSC Lect. Degr	ee Col	lege 16.09.2020
	(c) Direct Memory Access		. (b) :		
	(d) Pipelining	389.	Which of the following transfer between a devic		
	APPSC Lect. 2017 (Degree College) (CS)		without involving the proc		
Ans.	(d):		(a) RAM (t	) CPU	J
383.	How many 64K×1RAM chips are required to			i) PRC	
	provide a memory of size 256K bytes?	Ans.	<b>RPSC ACF FRO 23.02.20</b>	JZI (CO	<u>5mp. App./Sci.)</u>
	(a) 8 (b) 4	Ans. 390.	For a multi-processor a	rchitec	ture in which
	(c) 32 (d) 64	570.	protocol a write transac		
	APPSC Lect. 2017 (Degree College) (CS)		only those processors that		
Ans.			a copy of newly altered ca	che lin	e?
384.	Consider a hard disk containing 1000		<ul><li>(a) Snoopy bus protocol</li><li>(b) Cache coherency protocol</li></ul>	col	
	cylinders, 10 platters each with 2 recording		(c) Directory based protoco		
	surfaces and 63 sectors per track. What is the position of the sector whose 3-D disk address is		(d) None of the above		
	200,15,55> representing cylinder, surface,		ISRO Scientis	t/Engir	neer 22.04.2018
	sector numbers respectively.		. (c) :		
	(a) 3520 (b) 253000	391.	Of the following, which computers that use memory		
	(c) 50600 (d) 250600		(a) The computer provide		
	APPSC Lect. 2017 (Degree College) (CS)		for manipulating I/O pc		
Ans.	(b):		(b) I/O ports are placed at		
385.	When a cache memory is 30 times faster than		and are accessed jus locations	t like	other memory
	main memory/RAM and cache hit ratio is 90%,		(c) To perform I/O operat	ions. it	is sufficient to
	the speed up gained using the cache is		place the data in an ad	ldress r	register and call
	approximately(a) 10 times(b) 7.7 times		channel in perform the		
	(a) 10 times (b) 7.7 times (c) 2.7 times (d) 27 times		(d) I/O can be performed management hardware		
	APPSC Lect. 2017 (Degree College) (CS)				neer 22.04.2018
Ans.		Ans	. (b) :		
	N /	I			

<b>392.</b> A byte addressable computer has a memory			
capacity of 2 <sup>m</sup> KB (kbytes) and can perform 2			
	3 RAM ?		
operands and one operator needs maximum of (a) 3m bits			
	(b) 256		
(b) $3m + n$ bits	(c) 128		
(c) $m + n$ bits	(d) 56		
(d) none of the above	RPSC VPITI 2018 (CS)		
ISRO Scientist/Engineer 22.04.201	Ans. (b) :		
Ans. (d) :	<b>398.</b> Whenever the two instructions needs the same		
<b>393.</b> The first item defined for a new system is its:	hardware resource at the same instants of time,		
(a) Storage (b) Outputs	the following pipeline hazard occurs :		
(c) Inputs (d) Processing			
(e) Design	(a) Data hazard		
CGPSC Asstt. Prof. 2014 (Comp. App.	(b) Structure hazard		
Ans. (b) :	(c) Control hazard		
	(d) Both control and data hazard		
<b>394.</b> An operation that enables us to define curso and assign a name to it:	RPSC VPITI 2018 (CS)		
(a) Declaring (b) Stating	Ans. (b) :		
(c) Extracting (d) Importing	<b>399.</b> A block of addresses is granted to a small		
	organization. If one of the address is		
(e) Exporting	205 16 27 20/29 What is the value of first		
CGPSC Asstt. Prof. 2014 (Comp. App.	address and total number of addresses in the		
Ans. (a) :	block?		
395. On which principle does a Cache memory	(a) 205.16.37.34, 14		
works?	(b) 205.16.37.32, 16		
(a) Locality of data			
(b) Locality of memory	(c) 205.16.37.36, 12		
(c) Locality of reference	(d) 205.16.37.38, 8		
(d) Locality of reference and memory	RPSC VPITI 2018 (CS)		
(e) Locality of control	Ans. (b) :		
CGPSC Asstt. Prof. 2014 (Comp. App.	) 400. The use of which one of the following in a		
Ans. (c) :	computer is justified by the principle of		
<b>396.</b> For a memory system having the following	locality?		
specification : size of the main memory is 4 F			
blocks, size of the cache is 128 blocks and the			
block size is 16 words. Assuming that the	•		
system uses associative mapping, the cach	1		
field parameters would be			
(a) Word field = 6 bits, Tag field = 10 bits, No	RPSC VPITI 2018 (CS)		
of bits in main memory address = $14$	Alls. (u) :		
(b) Word field = 4 bits, Tag field = 10 bits, No	401. Instruction pipeline cannot deviate from its		
of bits in main memory address = $14$	normal operation due to		
(c) Word field = 6 bits, Tag field = 12 bits, No	(a) resource conflicts		
of bits in main memory address = $16$	(b) data dependency conflicts		
(d) Word field = 4 bits, Tag field = 12 bits, No	(c) time delay variation in segments		
(d) word field $-4$ bits, Tag field $-12$ bits, No of bits in main memory address $= 16$	(d) branch difficulties		
RPSC VPITI 2018 (CS			
NESU VEITI 2018 (US			
Ans. (d) :	Ans. (c) :		


02. **DATA STRUCTURES** Elementary Data Organization, Built in Data Types in C/C++/JAVA. Algorithm, Efficiency of an Algorithm, Time and Space Complexity, Asymptotic notations : Big Oh, Big Theta and Big Omega, Time-Space trade-off. Abstract Data Types (ADT), Arrays and Application of arrays, parse Matrices and their representations. Linked lists, Stacks, Queues, Searching and sorting Graphs, Tree, Binary Tree and its applications, Hashing, B+ tree. 1. The minimum number of bits required to 7. Which of the following statements describe represent numbers in the range -28 to +31 is **Binary Search Tree correctly?** (a) 5 (b) 6 For every node, value (c) 7 (d) 8 (a) is more than value at its left child and less RPSC Lect. 2011 than value at its right child. Ans. (b) : (b) is less than value at both its left and right Which of the following data types is not child. 2 supported by C language (c) is more than value at any node in left subtree and less than value at any node in its right (a) char (b) long (c) double (d) string subtree RPSC Lect. 2011 (d) Both (1) and (3) RPSC Lect. 2011 Ans. (d) : What shall be output of following statement? Ans. (d) : 3. unsigned char c; Consider n elements  $a_1, a_2, \dots, a_{n-1}, a_n$ . These 8.  $c = c \gg 8$ : elements are pushed into stack one by one. (a) zero if c is even and one if c is odd After every two push, one pop operation is (b) one if c is even and zero if c is odd carried out. Contents of stack after all elements (c) zero if  $c \ge 128$  otherwise one have been pushed shall be (d) zero if  $c \le 128$  otherwise one (a)  $a_1, a_3, a_5, \dots, a_{n-1}$  (n is even) otherwise  $a_1, a_3, a_3, \dots, a_{n-1}$ RPSC Lect. 2011  $a_{5}$ ....  $a_{n-2}$ ,  $a_{n}$  (n is odd) Ans. (\*) : (b)  $a_2$ ,  $a_4$ ,  $a_6$ ,....  $a_n$  (n is even) otherwise  $a_2$ ,  $a_4$ , Which of the following sorting methods is not  $a_6....a_{n-2}, a_{n-1}$  (n is odd) 4. suited for an already sequence? (c)  $a_1$ ,  $a_3$ ,  $a_5$ ,....  $a_{n-1}$  (n is even) otherwise  $a_2$ ,  $a_4$ , (a) merge sort (b) selection sort  $a_6....a_{n-2}, a_{n-1}$  (n is odd) (c) bubble sort (d) insertion sort (d)  $a_2$ ,  $a_4$ ,  $a_6$ ,....,  $a_n$  (n is even) otherwise  $a_1$ ,  $a_3$ , RPSC Lect. 2011  $a_5....a_{n-2}, a_n$  (n is odd) Ans. (b) : RPSC Lect. 2011 In a double linked list, next and prev are 5. Ans. (a) : pointers to next and previous, nodes of the 9. In order and preorder traversal of a tree are current node. For first node, prev is null and UVXQTWRN and QXUVTRWN. Postorder for last node next is null. Following four traversal for this tree is given by statements are needed to insert a new node x (b) VUXWNRTQ (a) VUXTWNRQ after node t. (d) VUXWRNTQ (c) VUXWNTRQ (Statement A) t->next =x; RPSC Lect. 2011 (Statement B) x->prev =t; Ans. (b) : (Statement C) x - next = t - next;**Binary search is applicable in** t->next-> prev = x; 10. (Statement D) (a) Array and AVL tree Correct order of these statements for insertion (b) Array and Heap tree shall be (c) Queue and AVL tree (a) C, D, A, B (b) A, B, C, D (c) D, C, B, A (d) Queue and Heap tree (d) B, C, A, B RPSC Lect. 2011 RPSC Lect. 2011 Ans. (a) : Ans. (a) : Minimum and maximum height of a binary 11. Lexicographical ordering refers to occurrence 6. search tree of n nodes is of words in dictionary. As "Above" comes (a) 1,  $\log_2 n$ (b)  $\log_2 n$ ,  $\log_2 n$ before. "Able", "Above" < "Able" in (c)  $\log_2 n$ , n (d)  $n, n^2$ lexicographical ordering. Time complexity to RPSC Lect. 2011 determine lexicographical ordering of two Ans. (c) : English words of length m and n is

	(a) $O(\log_2(m+n))$ (b) $O(m+n)$ (c) $O(\min(m,n))$ (d) $O(\max(m,n))$	19.	Which of the following is useful in traversing a given graph by breadth-first search (BFS)?
	(c) O(mm(m,n)) (d) O(ma×(m,n)) RPSC Lect. 2011		(a) Stack (b) Set
Ans	. (c) :		(c) List (d) Queue
12.	Pointer head points to first node of a linked list		UPPSC LT GRADE 29.07.2018
	Each node has link to next node. Time		(d):
	complexity to swap values of p <sup>th</sup> and q <sup>th</sup> nodes		Which of the following is not a primitive data
	shall be		type?
	(a) $O(p^2+q^2)$ (b) $O(max(p,q))$		(a) Boolean (b) Byte
	(c) $O(1)$ (d) $O((p+q)^2)$		(c) String (d) Double
	RPSC Lect. 2011		UPPSC LT GRADE 29.07.2018
Ans	. (b) :	Ans.	(c) :
13.	Every node of a tree has exactly 3 children. If	21.	While implementing a stack on a register stack,
	root is at height 1, number of nodes in a full		the stack pointer register is
	tree (every level is full except last level that		(a) incremented first during push operation
	consists of leaf nodes only) of height h is given		(b) decremented first during push operation
	by $(1) (2^{h} 1)/2$ $(1) (2^{h+1} 1)/2$		(c) incremented first during pop operation
	(a) $(3^{h}-1)/2$ (b) $(3^{h+1}-1)/2$ (c) $(3^{h-1}-1)/2$ (d) $(3^{h}-1)$		(d) decremented first during pop operation
			UPPSC LT GRADE 29.07.2018
A	RPSC Lect. 2011	Ans.	(a):
L	. (a) :	22.	Zero address instructions are implemented
14.	The best data structure to check whether an		with the help of
	arithmetic expression has balanced parentheses is a/an		(a) queue (b) stack
	(a) stack (b) priority queue		(c) register (d) None of the above
	(c) array (d) linked list		<b>UPPSC LT GRADE 29.07.2018</b>
	(c) undy (d) milled list RPSC Lect. 2011	Ans.	(b):
Ans	. (a) :	23.	In the given graph identify the cut vertices:
15.	In a 12 bit integer, least significant bit is set to		O
10.	zero and most significant bit is set to one.		$\Lambda_{-}$
	Range of values this integer can assume is		B
	(a) $\{0, 2, 4, 8, \dots, 2048\}$		á é
	(b) {2048,2050,4094}		(a) B and E (b) C and D
	(c) $\{0, 1, 2, 3, \dots, 2048\}$		(c) A and E (d) C and B
	(d) $\{2048, 2049, \dots, 4095\}$		UPPSC LT GRADE 29.07.2018
	RPSC Lect. 2011	Ans.	
Ans	. (b) :		From a complete graph by removing maximum
16.	Maximum number of edges in a n-node	24.	
	undirected graph without self-loops is		edges, we can construct a spanning tree.
	(a) $n^2$ (b) $n(n-1)/2$		(a) $e - n + 1$ (b) $n - e + 1$
	(c) $n(n-1)$ (d) $n(n+1)/2$		(a) $e^{-n+1}$ (b) $n^{-}e^{-1}$ (c) $n^{+}e^{-1}$ (d) $e^{-n-1}$
	RPSC Lect. 2011		UPPSC LT GRADE 29.07.2018
	. (b) :	Ans.	
17.	Level order traversal of a rooted tree can be		
	done by starting from the root and performing	25.	8 1
	(a) preorder traversal (b) in-order traversal		representation of the infix expression A*(B+C)/D?
	(c) depth first search (d) breadth first search RPSC Lect. 2011		(a) $/*A+BCD$ (b) $A+B/CD$
			(a) $+ ABCD$ (b) $A + BCD$ (c) $+ ABCD$ (d) None of the above
-	. (d) :		UPPSC LT GRADE 29.07.2018
18.	Which of the following is not a backtracking	Ans.	
	algorithm?		
	(a) Knight tour problem (b) N guesn problem	26.	A B-tree is of order p and consists of n keys. Its maximum height is
	<ul><li>(b) N-queen problem</li><li>(c) Towers of Hanoi</li></ul>		(a) $\log_{(p/2)} \frac{(n+1)}{(p+1)}$ (b) $\log p^n$
	(d) M-coloring problem		(a) $\log_{(p/2)} / 2$ (b) $\log_p$ (c) $\log_p(p/2)^{(n+1)}$ (d) None of the above
	(d) M-coloring problem UPPSC LT GRADE 29.07.2018		(c) log(p/2) (d) None of the above UPPSC LT GRADE 29.07.2018
Anc		Ans.	
AIIS	. (c) :	1113.	(6) •

27.	The following postfix e digit operands is evaluate		relation for worst case of binary search?
	823^/23*+5		(a) $T(n)=2T(n/2)+O(1)$
	(Note that ^ is the exp	onentiation operator.)	$\begin{array}{c} T(1)=T(O)=O(1)\\ (b) \ T(n)=T(n/2)+O(n) \end{array}$
	The top two elements of	the stack after the first	$\begin{array}{c} (0) & I(1) - I(1) 2 + O(1) \\ T(1) = T(0) = O(1) \end{array}$
	* is evaluated, are	(h) 57	(c) $T(n)=T(n/2)+O(1)$
		(b) 5,7 (d) 1,5	T(1)=T(O)=O(1)
		LT GRADE 29.07.2018	(d) $T(n)=T(n/2)+O(logn)$
Ans	. (a) :		T(1)=T(O)=O(1) UPPSC LT GRADE 29.07.2018
28.	A hash function defined	as f(kev)=kev mod 7	Ans. (c) :
-0.	with linear probing is u		33. Which of the following traversal techniques
	37, 38, 72, 48, 98, 11, 5		lists the nodes of a binary search tree in
	from 0 to 6. What will	be the location of key	ascending order?
	11?	(1) 4	(a) Postorde (b) Preorder
		(b) 4 (d) 6	(c) Inorder (d) None of the above
		(d) 6 LT GRADE 29.07.2018	UPPSC LT GRADE 29.07.2018
Ans	. (c) :		Ans. (c):
29.	The concatenation of	two lists is to be	34. A hash table of length 10 uses open addressing with hash function $h(k)=kmod10$ and linear
->.	performed in O(1) time.		probing. After inserting 6 values into an empty
	implementations of lists of		hash table, the table is shown below:
	(a) Singly linked list		0
	(b) Doubly linked list	1.1.	1
	(c) Circular doubly linked		$\frac{2}{2}$ 42
	(d) Array implementation	LT GRADE 29.07.2018	$\begin{array}{c cccc} 3 & 23 \\ \hline 4 & 34 \end{array}$
Ans	. (c) :	LI GRADE 27.07.2018	
30.	Match List-I with List-II	and salact the correct	$\frac{3}{6}$ $\frac{32}{46}$
50.	answer using the codes gi		7 33
	List-I	List-II	8
	A. All-pairs	1. Greedy	9
	shortest path		Which of the following choices gives a possible
	B. Quicksort	2. Depth-first search	order in which the key values could have been inserted in the table?
	C. Minimum weight	3. Dynamic	(a) $46, 42, 34, 52, 23, 33$
	spanning treeD.Connected	programming4.Divideand	(b) 34, 42, 23, 52, 33, 46
	D. Connected components	4. Divide and conquer	(c) 46, 34, 42, 23, 52, 33
	Codes	conquei	(d) 42, 46, 33, 23, 34, 52
	(a) A B C D		UPPSC LT GRADE 29.07.2018
	2 4 1 3		Ans. (c) :
	(b) A B C D		35. The graph shown below has 8 edges with distinct integer edge weights. The minimum
	$3 \ 4 \ 1 \ 2$		spanning tree (MST) is of weight 36 and
	(c) A B C D 3 4 2 1		contains the edges: { (A C), (B, C), (B, E), (E,
	(d) A B C D		F), (D, F)}. The edge weights of only those
	$\begin{array}{c} (a) & A & B & C & B \\ 4 & 1 & 2 & 3 \end{array}$		edges which are in the MST are given in the
		LT GRADE 29.07.2018	figure shown below. The minimum possible sum of weights of all 8 edges of this graph
Ans.	. (b) :		is
31.	What is common in th	ree different types of	(a) <sup>15</sup> (b)
	traversals (inorder, preo		B 4
	(a) Root is visited before		
	(b) Left subtree is alwa subtree	ys visited before right	(A) 2 (F)
	(c) Root is visited after le	ft subtree	
	(d) All of the above		CO
		LT GRADE 29.07.2018	GATE 2015 (Shift-I)
Ans.	. (b) :		Ans. 69
	puter Science Paper-I	1	5 YCT
$\sim 0$ m	paver service raper-r		

36.	The recurrence relation for the optimal execution time of the Tower of Hanoi problem having n discs is (a) T (n) = 2 T (n - 2) + 2 (b) T (n) = 2T (n - 1) + n (c) T (n) = 2T $\left(\frac{n}{3}\right)$ + 1 (d) T (n) = 2T (n - 1) + 1 UPSC Senior Scientific Officer Grade-II 16.07.2017	((	<ul> <li>a) In adjacency list representation, space is saved for sparse graphs.</li> <li>b) Deleting a vertex in adjacency list representation is easier than adjacency matrix representation.</li> <li>c) Adding a vertex in adjacency list representation is easier than adjacency matrix representation.</li> <li>d) All of the option NIELIT Scientists-B 22.07.2017 (IT)</li> </ul>
_	(d):	Ans. (d	
37.	The recurrence relation capturing the optimal execution time of the Towers of Hanoi problem with n discs is (a) $T(n) = 2T(n-2) + 2$ (b) $T(n) = 2T(n-1) + n$ (c) $T(n) = 2T(n/2) + 1$ (d) $T(n) = 2T(n-1) + 1$ APPSC Lect. Degree College 07.06.2017 (CS)	0 ( (	a path in graph G, which contains every vertexf G once and only once?a) Eular Circuit(b) Hamiltonian Pathc) Eular Path(d) Hamiltonian CircuitNIELIT Scientists-B 22.07.2017 (IT)
Ans	. (d) :	Ans. (b	
38.	Two labeled trees are isomorphic if (a) graphs of the two trees are isomorphic (b) the two trees have same label (c) Both (a) and (b) (d) graphs of the two trees are cyclic GPSC Asstt. Prof. 30.06.2016	g (1 a) (	What are the appropriate data structures for raph traversal using Breadth First Search BFS) and Depth First Search (DFS) lgorithms? a) Stack for BFS and Queue for DFS b) Queue for BFS and Stack for DFS
Ans.	. (c) :		<ul><li>c) Stack for BFS and Stack for DFS</li><li>d) Queue for BFS and Queue for DFS</li></ul>
39.	A circular list can be used to represent(a) Graph(b) Stack(c) Queue(d) Tree	Ans. (b	NIELIT Scientists-B 22.07.2017 (IT)
Ans	UPPCL AE 2014	S	equences:
40.	The prefix form of A+B/ (C * D ^ E) is           (a) +ABCD*^DE         (b) +A/B*C^DE           (c) +/*^ACBDE         (d) +A/BC*^DE           UPPCL AE 2014		
	. (b) :		$\langle \rangle / \rangle$
41.	Choose the equivalent prefix form of the following expression $(a + (b-c))^* ((d-e)/(f+g-h))$ (a) *+a-bc/-de-+fgh (b) *+a-bc/-de-+fgh (c) *+a-bc/-ed+-fgh (d) *+ab-c/-ed+-fgh	() ()	<ul> <li>a b e g h f</li> <li>a b f e h g</li> <li>a b f h g e</li> <li>a f g h b e</li> <li>which are depth first traversals of the above</li> </ul>
Ang	ISRO Scientist/Engineer 2017 (May)		raph?
42.	(a) :The infix expression A + (B-C)* D is correctlyrepresented in prefix notations as(a) A+ B- C* D(b) +A* -BCD		a) I, II and IV only (b) I and IV only c) II, III and IV only (d) I, III and IV only <u>NIELIT Scientists-B 22.07.2017 (IT)</u> ):
	(c) $ABC-D^* +$ (d) $A+BC-D^*$		considering the following graph, which one of
	ISRO Scientist/Engineer 2009	tl	ne following set of edges represents all the
		b	ridges of the given graph?
43.	Given an undirected graph G with V vertices and E edges, the sum of the degrees of all vertices is (a) E (b) 2E (c) V (d) 2V NIELIT Scientists-B 22.07.2017 (IT)		a c d g
	(b): Which of the following is an advantage of		a) $(a,b)$ , $(e,f)$ (b) $(a,b)$ , $(a,c)$
44.	Which of the following is an advantage of adjacency list representation over adjacency	(	c) (c,d), (d,h) (d) (a,b) NIELIT Scientists-B 22.07.2017 (IT)
	matrix representation of a graph?	Ans. (a	
Com		6	<u>VCT</u>

49. Ans. 50.	In the traversal we process all of a vertex's descendants before we move to and adjacent vertex. (a) Depth First (b) Breadth First (c) Width First (d) Depth Limited <u>NIELIT Scientists-B 04.12.2016 (CS)</u> (a) : What data structure is used for depth first traversal of a graph?	Ans. 57.	(a) 19 (b) 21 (c) 20 (d) 10 NIELIT Scientists-B 22.07.2017 (CS) (a): Let G be a graph with n vertices and m edges. What is the tightest upper bound on the running time on Depth First Search of G? Assume that the graph is represented using adjacency matrix.
	<ul> <li>(a) Queue</li> <li>(b) Stack</li> <li>(c) List</li> <li>(d) None of above</li> </ul>		(a) O (n) (b) O (m + n) (c) O(n <sup>2</sup> ) (d) O(mn) NIELIT Scientists-B 22.07.2017 (CS)
	NIELIT Scientists-B 04.12.2016 (CS)	Ans.	
Ans. 51.		58.	For the graph shown, which of the following
51.	A is a linear list in which insertions and deletions are made to from either end of	50.	paths is a Hamilton circuit?
	the structure		A
	(a) Circular queue (b) Priority queue (c) Stack (d) Dequeue <u>NIELIT Scientists-B 04.12.2016 (CS)</u>		E F B
Ans.			(a) ADODOEDEEAEA (b) AEDODAE
52.	The recurrence relation capturing the optimal		<ul><li>(a) ABCDCFDEFAEA</li><li>(b) AEDCBAF</li><li>(c) AEFDCBA</li><li>(d) AFCDEBA</li></ul>
	execution time of the Towers of Hanoi problem		NIELIT Scientists-B 22.07.2017 (CS)
	with n discs is: (a) $T(n)=2T(n-2)+2$ (b) $T(n)=2T(n/2)+1$	Ans.	
	(a) $T(n) = 2T(n-2) + n$ (b) $T(n) = 2T(n-2) + 1$ (c) $T(n) = 2T(n-2) + n$ (d) $T(n) = 2T(n-1) + 1$	59.	If G is an undirected planar graph on n
	NIELIT Scientists-B 04.12.2016 (CS)		vertices with e edges then
Ans.	(d):		(a) $e <= n$ (b) $e <= 2n$
53.	Which of the following is the correct order of		(c) $e \le 3n$ (d) None of the option
	evaluation for the below expression?	<b>A</b> - 1 - 0	NIELIT Scientists-B 22.07.2017 (CS)
	$z = x + y^{*}z/4\%2 - 1$	Ans. 60.	(b): Choose the most appropriate definition of
	(a) $*/\% + -=$ (b) $= */\% + -$ (c) $/*\% - +=$ (d) $*\% / - +=$	00.	plane graph.
	NIELIT Scientists-B 04.12.2016 (CS)		(a) A simple graph which is isomorphic to
Ans.			Hamiltonian graph
54.	The number of unused pointers in a complete		(b) A graph drawn in a plane in such a way that if
	binary tree of depth 5 is:		the vertex set of graph can be partitioned into two non-empty disjoint subset X and Y in
	(a) 4 (b) 8		such a way that each edge of G has one end In
	(c) 16 (d) 32 (d) $\frac{1}{2}$		X and one end in Y
	NIELIT Scientists-B 04.12.2016 (CS)		(c) A graph drawn in plane in such a way that any
Ans. 55.			pair of edges meet only at their end vertices
33.	In a complete k-ary tree, every internal node has exactly k children. The number of leaves in		(d) None of the option NUEL IT Scientists <b>B 22 07 2017</b> (CS)
	such a tree with n internal nodes is	Ans.	NIELIT Scientists-B 22.07.2017 (CS)
	(a) nk (b) $(n-1) k + 1$	61.	A Queue is implemented using an array such
	(c) $n(k-1)+1$ (d) $n(k-1)$	01.	that ENQUEUE and DEQUEUE operations
	NIELIT Scientists-B 22.07.2017 (CS)		are performed efficiently. Which one of the
Ans.			following statement is CORRECT (n refers to
56.	The Cyclomatic complexity of each of the		the number of times in the queue)?
	modules A and B shown below is 10. What is		(a) Both operations can be performed in $O(1)$ time (b) At most one operation can be performed in $O(1)$
	the Cyclomatic complexity of the sequential integration shown on the right hand side ?		(b) At most one operation can be performed in O (1) time but the worst case time for the other
			operation will be $\Omega$ (n)
			(c) The worst case time complexity for both
			operations will be $\Omega(n)$
	A B		(d) Worst case time complexity for both
	Ј Ј В		operations will be $\Omega$ (logn)
	· · ·	A	NIELIT Scientists-B 22.07.2017 (CS)
$\mathbf{V}$		Ans.	(a):



1<--> 2 <--> 3 <--> 4 <--> 5 <--> 6. What should be the modified linked list after the function call? (a) 2 <--> 1 <--> 4 <--> 3 <--> 6 <--> 5 (b) 5 < --> 4 < --> 3 < --> 2 < --> 1 < --> 6(c) 6 < --> 5 < --> 4 < --> 3 < --> 2 < --> 1(d) 6 < --> 5 < --> 4 < --> 3 < --> 1 < --> 2NIELIT Scientists-B 22.07.2017 (CS) Ans. (c) : The maximum number of nodes in a binary tree of level k,  $k \ge 1$  is: (b)  $2^{k-1}$ (a)  $2^{k+1}$  $(d) 2^{k-1}-1$ (c)  $2^{k}-1$ NIELIT Scientists-B 04.12.2016 (IT) Ans. (c) : Let G be a simple undirected planar graph on 10 vertices with 15 edges. If G is a connected graph, then the number of bounded faces in any embedding of G on the plane is equal to : (a) 3 (b) 4 (c) 5 (d) 6 NIELIT Scientists-B 04.12.2016 (IT) Ans. (d) : In a directed acyclic graph with a source vertex s, the quality-score of a directed path is defined to be the product of the weights of the edges on the path. Further, for a vertex v other than s, the quality-score of v is defined to be the maximum among the quality-scores of all the paths from s to v. The quality-score of s is assumed to be 1. The sum of the quality-scores of al the vertices in the graph shown above is GATE 2021 (Shift-II) Ans. 929 to 929 Consider the following directed graph: Which of the following is/are correct about the

which of the following is/are correct about the graph?

(a) The graph does not have a topological order.

(b) A depth-first traversal starting at vertex S classifies three directed edges as back edges.

- (c) The graph does not have a strongly connected 75. component.
- (d) For each pair of vertices u and v, there is a directed path from u to v.

Ans. (a; b) :

For constants  $a \ge 1$  and b > 1, consider the  $||_{Ans}$ 

$$\mathbf{T}(\mathbf{n}) = \mathbf{a} \cdot \mathbf{T}\left(\frac{\mathbf{n}}{\mathbf{b}}\right) + f(\mathbf{n})$$

Which one of the following options is correct about the recurrence T(n)?

(a) If f(n) is  $n \log_2(n)$ , then T(n) is  $\Theta(n \log_2(n))$ .

(b) If 
$$f(n)$$
 is  $\frac{n}{\log_2(n)}$ , then T(n) is  $\Theta(\log_2(n))$ .

(c) If  $f(n) O(n^{\log_b(a)-\epsilon})$  for some  $\epsilon > 0$ , then T(n) is  $\Theta(n^{\log_b(a)})$ .

(d) If 
$$f(n)$$
 is  $\Theta(n^{\log_b(a)})$ , then  $T(n)$  is  $\Theta(n^{\log_b(a)})$ .

GATE 2021 (Shift-II)

GATE 2021 (Shift-II)

76.

Ans. (c) :

72. Consider a complete binary tree with 7 nodes. Let A denote the set of first 3 elements obtained by performing Breadth-First Search (BFS) starting from the root. Let B denote the set of first 3 elements obtained by performing Depth-First Search (DFS) starting from the root. The value of |A - B| is )

- Ans. 1 to 1 73. What is the worst-case number of arithmetic operations performed by recursive binary search on a sorted array of size n?
  - (a)  $\Theta(\sqrt{n})$ (b)  $\Theta(\log_2(n))$

) 
$$\Theta(n^2)$$
 (d)  $\Theta(n)$ 

GATE 2021 (Shift-II) Ans. (a, c) :

- Ans. (c) : 74. Let G be a connected undirected weighted graph. Consider the following two statements. S<sub>1</sub>: There exists a minimum weight edge in G
  - which is present in every minimum spanning tree of G.
  - S<sub>2</sub>: If every edge in G has distinct weight, then G has a unique minimum spanning tree.


Which one of the following options is correct?

- (a) Both  $S_1$  and  $S_2$  are true.
- (b)  $S_1$  is true and  $S_2$  is false.
- (c)  $S_1$  is false and  $S_2$  is true. (d) Both  $S_1$  and  $S_2$  are false.

GATE 2021 (Shift-II)

Let H be a binary min-heap consisting of n  
elements implemented as an array. What is the  
worst case time complexity of an optimal  
algorithm to find the maximum element in H?  
(a) 
$$\Theta(1)$$
 (b)  $\Theta(\log n)$   
(c)  $\Theta(n)$  (d)  $\Theta(n \log n)$   
GATE 2021 (Shift-II)  
(b) :  
A sender (S) transmits a signal, which can be  
one of the two kinds: H and L with  
probabilities 0.1 and 0.9 respectively, to a

receiver (R). In the graph below, the weight of edge (u, v) is the probability of receiving v when u is transmitted, where  $u, v \in \{H, L\}$ . For example, the probability that are received signal is L given the transmitted signal was H, is 0.7.



S

If the received signal is H, the probability that the transmitted signal was H (rounded to 2 decimal places) is

GATE 2021 (Shift-I)


Ans. 0.04 to 0.04 77. Define R<sub>n</sub> to be the maximum amount earned by cutting a rod of length n meters into one or more pieces of integer length and selling them. For i > 0, let p[i] denote the selling price of a rod whose length is i meters. Consider the array of prices: p[1] = 1, p[2] = 5, p[3] = 8, p[4] = 9, p[5] = 10,p[6] = 17, p[7] = 18Which of the following statements is/are correct about R<sub>7</sub>? (a)  $R_7 = 18$ (b)  $R_7 = 19$ (c)  $R_7$  is achieved by three different solutions. (d)  $R_7$  cannot be achieved by a solution consisting of three pieces. GATE 2021 (Shift-I)

GATE 2021 (Shift-I)

**Computer Science Paper-I** 

(c

Ans. (b) :



**Computer Science Paper-I** 

Paths. (D).CATE 2017 (Shift-1)31. Let G = (V, E) be a weighted undirected graphAns. 16.0 to 16.038. The Breadth First Search (HFS) algorithm hand let T be a Minimum Spanning Tree (MSI)and be transtained using adjacency lists. Supposea new weighted edge (u, v) ∈ V × V is added toG. The worst case time complexity of(a) $\Theta( E  +  V )$ (b) $\Theta( E  V )$ (b) $\Theta( E  +  V )$ (c) $\Theta( E  V )$ (c) $\Theta( E  \log  V )$ (d) $\Theta( V )$ (c) $\Theta( E  \log  V )$ (d) $\Theta( V )$ (c) $\Theta( E  \log  V )$ (d) $\Theta( V )$ (c) $\Theta( E  \log  V )$ (d) $\Theta( V )$ (c) $\Theta( E  \log  V )$ (d) $\Theta( V )$ (c) $\Theta( E  \log  V )$ (e) $\Theta( E   V )$ (f) $\Theta( E   V )$ (f) $\Theta( E   V )$ (c) $\Theta( E  \log  V )$ (d) $\Theta( V )$ (a) $\Theta( E   V )$ (c) $\Theta( V )$ (c) $\Theta( E   V )$ (c) $\Theta( E   V )$ (c) $\Theta( V )$ (d) $\Theta( V )$ (e) $\Theta( E   V )$ (c) $\Theta( V )$ (f) $\Theta( V )$ (g) $\Theta( V )$ (d) $\Theta( V )$ (g) $\Theta( V )$ (d) $\Theta( V )$ (h) $\Pi( V )$ (b) $\Theta( V )$ (h) $\Pi( V )$ (c) $\Theta( V )$ </th <th></th> <th>(a) <math>\Theta(\log n)</math> (c) <math>\Theta(k \log n)</math></th> <th><ul> <li>(b) Θ(log n + k)</li> <li>(d) Θ(n log k)</li> <li>GATE 2020</li> </ul></th> <th>97.</th> <th>G is an undirected graph with n vertices and 25 edges such that each vertex of G has degree at least 3. Then the maximum possible value of n</th>		(a) $\Theta(\log n)$ (c) $\Theta(k \log n)$	<ul> <li>(b) Θ(log n + k)</li> <li>(d) Θ(n log k)</li> <li>GATE 2020</li> </ul>	97.	G is an undirected graph with n vertices and 25 edges such that each vertex of G has degree at least 3. Then the maximum possible value of n
91. Let G = (V, F) be a weighted undirected graph and let T be a Minimum Spanning Tree (MST) algorithm h weighted deg (u, v) $\in V \times V$ is added to G. The worst case time complexity of determining if T is still an MST of the resultant graph is (a) $\Theta(E     V )$ (b) $\Theta(E   V )$ (c) $\Theta(E     V )$ (c) $\Theta(E     V )$ (c) $\Theta(E     V )$ (d) $\Theta( V )$ (d) $\Theta( V )$ (e) $\Theta(E     V )$ (d) $\Theta( V )$ (f) $\Theta(E   V )$ (c) $\Theta(E     V )$ (d) $\Theta( V )$ (d) $\Theta( V )$ (e) $\Theta(E   V )$ (c) $\Theta(E   V )$ (d) $\Theta( V )$ (d) $\Theta( V )$ (e) $\Theta(E   V )$ (f) $\Theta(E   V )$ (c) $\Theta(E   V )$ (c) $\Theta(E   V )$ (d) $\Theta( V )$ (e) $\Theta(E   V )$ (c) $\Theta(E   V )$ (c) $\Theta(E   V )$ (d) $\Theta( V )$ (e) $\Theta(E   V )$ (c) $\Theta(E   V )$ (c) $\Theta(E   V )$ (c) $\Theta(E   V )$ (d) $\Theta( V )$ (e) $\Theta(E   V $ (f) $\Theta(C   V )$ (c) $\Theta(E   V $ (d) $\Theta(C   V )$ (e) $\Theta(E   V $ (f) $\Theta(C   V )$ (c) $\Theta(E   V $ (d) $\Theta(C   V )$ (e) $\Theta(E   V $ (f) $\Theta(C   V )$ (f) $\Theta(C   V $ (f) $\Theta(C   V )$ (e) $\Theta(C   V $ (f) $\Theta(C   V )$ (f) $\Theta(C   V $ (f) $\Theta(C   V $ (f) $\Theta(C   V )$ (f) $\Theta(C   V $ (f) $\Theta($	Ans.	(b):			is CATE 2017 (Shift II)
GATE 2020Ans. (d):22. Consider a double hashing scheme in which the primary hash function is $h_i(k) = k \mod 23$ , and the secondary hash function is $h_i(k) = 1 \ mod 23$ , and the address returned by probe 1 in the probe 		Let $G = (V, E)$ be a w and let T be a Minimu of G maintained using a new weighted edge ( G. The worst cas determining if T is still graph is (a) $\Theta( E  +  V )$	Im Spanning Tree (MST) g adjacency lists. Suppose u, v) $\in$ V × V is added to e time complexity of l an MST of the resultant (b) $\Theta( E  V )$	98.	16.0 to 16.0 The Breadth First Search (BFS) algorithm has been implemented using the queue data structure. Which one of the following is a possible order of visiting the nodes in the graph
92. Consider a double hashing scheme in which the primary hash function is h <sub>1</sub> (k) = k mod 23, and the secondary hash function is h <sub>2</sub> (k) = 1 + (k mod 19). Assume that the table size is 23. Then the address returned by probe 1 in the probe sequence (assume that the probe sequence begins at probe 0) for key value k = 90 is GATE 2020(a) MNOPQR (c) QMNROP(b) NQMPOR (GATE 2017 (Shift-II 1100110100000000000000000000000000000		(c) $\Theta(E \log v )$			
primary hash function is $\tilde{h}_1(k) = k \mod 23$ , and the secondary hash function is $h_2(k) = 1 + (k \mod 19)$ . Assume that the table size is 23. Then the address returned by probe 1 in the probe sequence (assume that the probe sequence $s_2$ . Then the address returned by probe 1 in the probe sequence (assume that the probe sequence $s_2$ . Then GATE 2017 (Shift-I GATE 2017 (Shift-I G	Ans.	(d):			k k—k
begins at probe 0) for key value k = 90 is $\frac{1}{GATE 2020}$ Ans. 13 to 13 What is the worst case time complexity of inserting n elements into an empty linked list, if the linked list needs to be maintained in sorted order? (a) $\Theta(n)$ (b) $\Theta(n \log n)$ (c) $\Theta(n^2)$ (d) $\Theta(1)$ Ans. (c): Mas. (c): Mas. (c): GATE 2020 Ans. (c): GATE 2017 (Shift-I) GATE 2017 (Shift-	92.	primary hash function the secondary hash fu mod 19). Assume that the address returned	<b>h</b> is $h_1(k) = k \mod 23$ , and unction is $h_2(k) = 1 + (k \ the table size is 23. Thenby probe 1 in the probe$		(c) QMNROP (d) POQNMR GATE 2017 (Shift-II) (d) : Given the following binary number in 32-bit
GATE 2012GATE 2012Ans. 13 to 13The decimal value closest to this floating-poinumber is number is (a) $\Theta(n)$ (b) $\Theta(n \log n)$ (c) $\Theta(n^2)$ (d) $\Theta(1)$ The preorder traversal of a binary search tree is 15, 10, 12, 11, 20, 18, 16, 19. Which one of the following is the postorder traversal of the tree? (a) 10, 11, 12, 15, 16, 18, 19, 20 (b) 11, 12, 10, 16, 19, 18, 20, 15 (c) 20, 19, 18, 16, 15, 12, 11, 10 (d) 19, 16, 18, 20, 11, 12, 10, 15The preorder traversal of a binary search tree is given by 12,8,6,2,79,10,16,15,19,17,20. The the post-order traversal of a binary search tree is given by 12,8,6,2,79,10,16,15,19,17,20. The the following is the Dost-order traversal of this tree is: (a) 2,6,7,8,9,10,12,15,16,17,19,20 (b) 2,7,6,10,9,8,15,16,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (d) 7,6,2,10,9,8,15,16,17,20,19,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (e) 7,2,6,8,9,10,12,15,16,17,20,19,12 (f) 7,6,2,10,9,8,15,16,17,20,19,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 (g) 7,6,10,9,8,15,16,17,20,19,16,12 			key value k = 90 is		
93. What is the worst case time complexity of inserting n elements into an empty linked list, if the linked list needs to be maintained in sorted order? (a) Θ(n) (b) Θ(n log n) (c) Θ(n <sup>2</sup> ) (d) Θ(1)(b) $O(n log n)$ (c) $O(n2) (d) Θ(1)$ (a) $O(n)$ (b) $O(n log n)$ (c) $O(n2) (d) Θ(1)$ (c) $O(n2) (d) Θ(1)$ (d) $O(1)$ (a) $O(n)$ (b) $O(n log n)$ (c) $O(n2) (d) Θ(1)$ (d) $O(1)$ (d) $O(1)$ (a) $O(n)$ (b) $O(n log n)$ (c) $O(n2) (d) O(1)$ (d) $O(1)$ (d) $O(1)$ (a) $O(n)$ (b) $O(n log n)$ (c) $O(n2) (d) O(1)$ (e) $O(n2) (d) O(1)$ (f) $O(n log n)$ (f) $O(n log n)$ (a) $O(n)$ (b) $O(n log n)$ (c) $O(n2) (d) O(1)$ (f) $O(n log n)$ (f) $O(n log n)$ (a) $O(n)$ (b) $O(n log n)$ (c) $O(n2) (d) O(1)$ (f) $O(n log n)$ (h) $O(n log n)$ (a) $O(n)$ (b) $O(n)$ (f) $O(n)$ (f) $O(n)$ (a) $O(n)$ (f) $O(n)$ (h)	<b>A</b> - + - +	12.4. 12	GATE 2020		The decimal value closest to this floating-point
the linked list needs to be maintained in sorted order? (a) $\Theta(n)$ (b) $\Theta(n \log n)$ (c) $\Theta(n^2)$ (d) $\Theta(1)$ <b>Ans. (c):</b> <b>Ans. (b):</b> <b>Box (c):</b> <b>Ans. (b):</b> <b>Box (c):</b> <b>Ans. (b):</b> <b>Ans. (c):</b> <b>Ans. (b):</b> <b>Ans. (c):</b> <b>Ans. (c):</b> <b>Ans. (b):</b> <b>Ans. (b):</b> <b>Ans. (c):</b> <b>Ans. (b):</b> <b>Ans. (c):</b> <b>Ans. (c):</b> <b>Ans. (d):</b> <b>Ans. (d):</b>		What is the worst of			(a) $1.45 \times 10^1$ (b) $1.45 \times 10^{-1}$
order? (a) $\Theta(n)$ (b) $\Theta(n \log n)$ (c) $\Theta(n^2)$ (d) $\Theta(1)$ <b>GATE 2020</b> <b>Ans.</b> (c) : <b>100.</b> A circular queue has been implemented using singly linked list where each node consists of value and a single pointer pointing to the needed of the queue, is 15, 10, 12, 11, 20, 18, 16, 19. Which one of the following is the postorder traversal of the tree? (a) $10, 11, 12, 15, 16, 18, 19, 20$ (b) $11, 12, 10, 16, 19, 18, 20, 15$ (c) $20, 19, 18, 16, 15, 12, 11, 10$ (d) $19, 16, 18, 20, 11, 12, 10, 15$ <b>Ans.</b> (b) : <b>95.</b> The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) $2,6,7,8,9,10,12,15,16,17,19,20$ (b) $2,7,6,10,9,8,15,17,20,19,16,12$ (c) $7,2,6,8,9,10,20,17,19,15,16,12$ (d) $7,6,2,10,9,8,15,17,20,19,16,12$ (d) $7,6,2,10,9,8,15,17,20,19,12,12$ (f) $1$ Suppose $c = $ is an array length k, where all the entries are from the solution is (a) $\Theta(\log \log n)$ (b) $\Theta(\log n)$ (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ <b>Ans.</b> (b) : <b>101.</b> Suppose $c = $ is an array length k, where all the arties are from the solution is (a) $\Theta(\log \log n)$ (b) $\Theta(\log n)$ (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$					
				Ans.	
GATE 2020Ans. (c):94. The preorder traversal of a binary search tree is 15, 10, 12, 11, 20, 18, 16, 19. Which one of the following is the postorder traversal of the tree? (a) 10, 11, 12, 15, 16, 18, 19, 20 (b) 11, 12, 10, 16, 19, 18, 20, 15 (c) 20, 19, 18, 16, 15, 12, 11, 10 (d) 19, 16, 18, 20, 11, 12, 10, 15value and a single pointer pointing to the ne node. We maintain exactly two extern pointers FRONT and REAR pointing to the front node and the rear node of the queu respectively. Which of the following is tatemen is/are CORRECT for such a circular queue, that insertion and deletion operations can 1 performed in 0 (1) time?95. The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,6,7,8,9,10,21,7,19,15,16,12 (b) 2,7,6,10,9,8,15,17,20,19,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12I. Next pointer of rear node points to the rear node.IM. K. (b):I. Next pointer of rear node points to the rear node.II. Next pointer of rear node points to the rear node.II. Next pointer of rear node points to the rear node.II. Next pointer of rear node points to the rear node.II. Suppose c = <c[0],c[k -="" 1]=""> is an array length k, where all the entries are from the se {0,1}. For any positive integers a and consider the recurrence function T (n) <math>\binom{2T(\sqrt{n}+1, n&gt;2}{2}</math> <math>0 &lt; n \le 2</math>Then T (n) in terms of <math>\Theta</math> notation is (a) <math>\Theta</math> (log log n) (c) <math>\Theta(\sqrt{n})</math> (d) <math>\Theta</math> (n)Does (log n) (d) <math>\Theta</math> (n)If k = c &lt;&lt;1,0,1,1&gt;, a = 2 and n = 8, then th output of DOSOMETHING (c,a,n) is</c[0],c[k>				100.	A circular queue has been implemented using a
Ans. (c):node. We maintain exactly two extern pointers FRONT and REAR pointing to th form node and the rear node of the queu respectively. Which of the following statemen is/are CORRECT for such a circular queue, that insertion and deletion operations can 1 performed in 0 (1) time?(a) 10, 11, 12, 10, 16, 19, 18, 20, 15 (c) 20, 19, 18, 16, 15, 12, 11, 10 (d) 19, 16, 18, 20, 11, 12, 10, 15In the rear node of the queu respectively. Which of the following statemen is/are CORRECT for such a circular queue, that insertion and deletion operations can 1 performed in 0 (1) time?Ans. (b):GATE 2020Ans. (b):GATE 2020Ans. (b):GATE 2017 (Shift-II)Ans. (b):Ionly (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (f) 7,6,2,10,9,8,15,16,17,20,19,12 (f) 7,6,2,10,9,8,15,16,17,20,19,12 (g)		(c) $\Theta(n^2)$			
Ans. (b):pointers FRONT and REAR pointing to the following is the postorder traversal of the tree?(a) 10, 11, 12, 15, 16, 18, 19, 20(b) 11, 12, 10, 16, 19, 18, 20, 15(c) 20, 19, 18, 16, 15, 12, 11, 10(c) 19, 16, 18, 20, 11, 12, 10, 15(d) 19, 16, 18, 20, 11, 12, 10, 15(c) 20, 19, 18, 16, 15, 12, 11, 10GATE 2020Mas. (b):GATE 2020(a) 2, 6, 7, 8, 9, 10, 12, 15, 16, 17, 19, 17, 20, 18GATE 2020(a) 2, 6, 7, 8, 9, 10, 12, 15, 16, 17, 19, 17, 20, 19S. The pre-order traversal of the tree is(a) 2, 6, 7, 8, 9, 10, 12, 15, 16, 17, 19, 20(b) 2, 7, 6, 10, 9, 8, 15, 17, 20, 19, 16, 12(c) 7, 2, 6, 8, 9, 10, 20, 17, 19, 15, 16, 12(d) 7, 6, 2, 10, 9, 8, 15, 16, 17, 20, 19, 12(e) 7(c) $(2T(\sqrt{n} + 1, n > 2))/(2, n) < (2, n) < $		()	GATE 2020		
is 15, 10, 12, 11, 20, 18, 16, 19. Which one of the following is the postorder traversal of the tree? (a) 10, 11, 12, 15, 16, 18, 19, 20 (b) 11, 12, 10, 16, 19, 18, 20, 15 (c) 20, 19, 18, 16, 15, 12, 11, 10 (d) 19, 16, 18, 20, 11, 12, 10, 15 <b>GATE 2020</b> <b>Ans. (b) :</b> <b>95.</b> The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. The post-order traversal of this tree is: (a) 2,6,7,8,9,10,12,15,16,17,19,20 (b) 2,7,6,10,9,8,15,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,17,20,19,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 <b>96.</b> Consider the recurrence function <b>T</b> (n) $\begin{cases} 2T(\sqrt{n} + 1, n > 2 \\ 2, 0 < n \le 2 \end{cases}$ <b>Then T</b> (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (b) $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n) <b>Hole the train odd</b> respectively. Which of the following statement is/are CORRECT for such a circular queue, that insertion and deletion operations can be performed in 0 (1) time? <b>I.</b> Next pointer of front node points to the front node (a) I only (c) Both I and II (d) Neither I nor II <b>Ans. (b) :</b> <b>101.</b> Suppose $c = <[0] \dots, c[k - 1]>$ is an array length k, where all the entries are from the se {0,1}. For any positive integers a and consider the following pseudocode. <b>DOSOMETHING</b> (c,a,n) $z \leftarrow 1$ for $i \leftarrow 0$ to $k - 1$ $do z \leftarrow z^2 \mod n$ if $c[i] = 1$ then $z \leftarrow (z \times a) \mod n$ if $c[i] = 1$ <b>11.</b> $k = 4, c = <1,0,1,1>, a = 2$ and $n = 8$ , then the output of DOSOMETHING (c,a,n) is			al of a hinary search tree		pointers FRONT and REAR pointing to the
following is the postorder traversal of the tree?(a) 10, 11, 12, 15, 16, 18, 19, 20(b) 11, 12, 10, 16, 19, 18, 20, 15(c) 20, 19, 18, 16, 15, 12, 11, 10(d) 19, 16, 18, 20, 11, 12, 10, 15GATE 2020Ans. (b) :GATE 2020Ans. (b) :95. The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,67,8,9,10,12,15,16,17,19,20(b) 2,7,6,10,9,8,15,17,20,19,16,12(c) 7,2,6,8,9,10,20,17,19,15,16,12(d) 7,6,2,10,9,8,15,17,20,19,16,12(c) 7,2,6,8,9,10,20,17,19,15,16,12(d) 7,6,2,10,9,8,15,17,20,19,16(d) 7,6,2,10,9,8,15,17,20,19,12GATE 2017 (Shift-II)Ans. (b) :96. Consider the recurrence function T (n) $\begin{cases} 2T(\sqrt{n+1}, n > 2 \\ 2, 0 < n ≤ 2 \end{cases}$ Then T (n) in terms of Θ notation is (a) Θ (log log n) (c) Θ (√n)(a) Θ (log log n) (c) Θ (√n)(b) Θ (log n) (c) Θ (√n)(c) Θ (√n)(d) Θ (n)	74.				
(b) 11, 12, 10, 16, 19, 18, 20, 15 (c) 20, 19, 18, 16, 15, 12, 11, 10 (d) 19, 16, 18, 20, 11, 12, 10, 15 <b>GATE 2020</b> <b>Ans. (b):</b> <b>95.</b> The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,6,7,8,9,10,2,15,16,17,19,20 (b) 2,7,6,10,9,8,15,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 <b>GATE 2017 (Shift-II)</b> <b>Ans. (b):</b> <b>101.</b> Suppose $c = \langle c[0], \dots, c[k - 1] \rangle$ is an array length k, where all the entries are from the s {0,1}. For any positive integers a and consider the following pseudocode. <b>DOSOMETHING (c,a,n)</b> $z \leftarrow 1$ for $i \leftarrow 0$ to $k - 1$ $do z \leftarrow 2^2 \mod n$ if $c[i] = 1$ then T (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (b) $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ <b>DOSOMETHING (c,a,n)</b> <b>If</b> $k = 4$ , $c = \langle 1,0,1,1 \rangle$ , $a = 2$ and $n = 8$ , then the output of DOSOMETHING (c,a,an) is		following is the postor	der traversal of the tree?		is/are CORRECT for such a circular queue, so
(c) 20, 19, 18, 16, 15, 12, 11, 10 (d) 19, 16, 18, 20, 11, 12, 10, 15 <b>GATE 2020</b> <b>Ans. (b):</b> <b>95.</b> The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,6,7,8,9,10,12,15,16,17,19,20 (b) 2,7,6,10,9,8,15,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,17,20,19,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 <b>GATE 2017</b> (Shift-II) <b>Ans. (b):</b> <b>101.</b> Suppose $c = \langle c[0], \dots, c[k-1] \rangle$ is an array length k, where all the entries are from the s {0,1}. For any positive integers a and consider the recurrence function <b>T</b> (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2 \\ 2, 0 < n \le 2 \end{cases}$ <b>Then T</b> (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (b) $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n) <b>b</b> $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n)					that insertion and deletion operations can be $parformed = 0$ (1) time?
(d) 19, 16, 18, 20, 11, 12, 10, 15 GATE 2020 $Ans. (b):$ $GATE 2020$ $Ans. (b):$ $GATE 2017 (Shift-II)$ $GATE$					
Ans. (b) :front node95. The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,6,7,8,9,10,12,15,16,17,19,20 (b) 2,7,6,10,9,8,15,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 GATE 2017 (Shift-II)front node (a) I only (b) II only (c) Both I and IIAns. (b) :Image: Consider the recurrence function T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2 \\ 2, 0 < n \le 2 \end{cases}$ Then T (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n)front node (a) I only (b) II only (c) Both I and II (d) Neither I nor II GATE 2017 (Shift-II)Ans. (b) :Image: Consider the recurrence function T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2 \\ 2, 0 < n \le 2 \end{cases}$ Then T (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n)front node (a) I only (b) II only (c) Both I and II (c) Both I and II (d) Neither I nor II Ans. (b) :If $k = 4, c = <1,0,1,1>, a = 2$ and $n = 8$ , then the output of DOSOMETHING (c,a,n) is			12, 10, 15		rear node.
<b>1.</b> The pre-order traversal of a binary search tree is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,6,7,8,9,10,12,15,16,17,20,20 (b) 2,7,6,10,9,8,15,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (EATE 2017 (Shift-II))(a) $(a) I only(c) Both I and II(b) II only(c) Both I and IIAns. (b):(a) 2,6,7,8,9,10,20,17,19,15,16,12(d) 7,6,2,10,9,8,15,16,17,20,19,12(f) 7,6,2,10,9,8,15,16,17,20,19,12(gATE 2017 (Shift-II))(b) (a) I only(c) Both I and II(c) Both I and II(f) Suppose c =  is an arraylength k, where all the entries are from the s{0,1}. For any positive integers a andconsider the following pseudocode.DOSOMETHING (c,a,n)Ans. (b):(c) Consider the recurrence functionT (n) \begin{cases} 2T(\sqrt{n} + 1, n > 2\\ 2, & 0 < n \le 2 \end{cases}Then T (n) in terms of \Theta notation is(a) \Theta (log log n)(c) \Theta (\sqrt{n})(b) \Theta (log n)(d) \Theta (n)(c) I only(c) Both I and IIThen T (n) in terms of \Theta notation is(a) \Theta (log log n)(c) \Theta (\sqrt{n})(b) \Theta (log n)(d) \Theta (n)If k = 4, c = <1,0,1,1>, a = 2 and n = 8, then the output of DOSOMETHING (c,a,n) is$			GATE 2020		
is given by 12,8,6,2,7,9,10,16,15,19,17,20. Then the post-order traversal of this tree is: (a) 2,6,7,8,9,10,12,15,16,17,19,20 (b) 2,7,6,10,9,8,15,17,20,19,16,12 (c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 <u>GATE 2017 (Shift-II)</u> Ans. (b): 101. Suppose $c = \langle c[0], \dots, c[k - 1] \rangle$ is an array length k, where all the entries are from the s {0,1}. For any positive integers a and consider the recurrence function T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2\\ 2, 0 < n \le 2 \end{cases}$ Then T (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (b) $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ (c) $Both I and II (d) Neither I nor II GATE 2017 (Shift-II) (c) Both I and II (d) Neither I nor II (c) Both I and II (d) Neither I nor II (c) Both I and II (d) Neither I nor II (c) Both I and II (d) Neither I nor II (c) Both I and II (f) Neither I nor II (f) Neither I nor II (f) Neither I nor II (h) Neither I nor II (f) Neit$			al of a hinary soarch troo		
(a) $2,6,7,8,9,10,12,15,16,17,19,20$ (b) $2,7,6,10,9,8,15,17,20,19,16,12$ (c) $7,2,6,8,9,10,20,17,19,15,16,12$ (d) $7,6,2,10,9,8,15,16,17,20,19,12$ <b>GATE 2017 (Shift-II)</b> Ans. (b) : <b>Ans. (b)</b> : <b>IOI.</b> Suppose $c =  is an array length k, where all the entries are from the s {0,1}. For any positive integers a and consider the following pseudocode. DOSOMETHING (c,a,n) z \leftarrow -1for i \leftarrow 0 to k - 1for i for i$	<i>)</i> .	is given by 12,8,6,2,7,	9,10,16,15,19,17,20. Then		
(c) 7,2,6,8,9,10,20,17,19,15,16,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 <u>GATE 2017 (Shift-II)</u> Ans. (b): 96. Consider the recurrence function T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2 \\ 2, 0 < n \le 2 \end{cases}$ Then T (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (b) $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n) (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$		(a) 2,6,7,8,9,10,12,15,1	16,17,19,20		
(d) 7,6,2,10,9,8,15,16,17,20,19,12 (d) 7,6,2,10,9,8,15,16,17,20,19,12 (e) 7,6,2,10,9,8,15,16,17,20,19,12 (f) 13. For any positive integers a and consider the following pseudocode. DOSOMETHING (c,a,n) $z \leftarrow -1$ for i $\leftarrow 0$ to k – 1 $do z \leftarrow -z^2 \mod n$ if c[i] = 1 then T (n) in terms of $\Theta$ notation is (a) $\Theta$ (log log n) (b) $\Theta$ (log n) (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ (d) $\Theta(n)$ (e) $\Theta(\sqrt{n})$ (f) $\Theta(\sqrt{n})$ (h) $\Theta($				101.	
OPEN (OPEN (OPEN (P))Ans. (b) :Dost (colspan="2">Dost (colspan="2">Dost (colspan="2">Dost (colspan="2">Dost (colspan="2">Dost (colspan="2">Dost (colspan="2">Consider the recurrence function96. Consider the recurrence function $z \leftarrow 1$ for $i \leftarrow 0$ to $k - 1$ T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2 \\ 2, & 0 < n \le 2 \end{cases}$ for $i \leftarrow 0$ to $k - 1$ Then T (n) in terms of $\Theta$ notation isthen $z \leftarrow (z \times a) \mod n$ (a) $\Theta$ (log log n)(b) $\Theta$ (log n)(c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n)Then T (n) in terms of $\Theta$ notation isthen $z \leftarrow (z \times a) \mod n$ Then T (n) in terms of $\Theta$ notation isthen $z \leftarrow (z \times a) \mod n$ (c) $\Theta(\sqrt{n})$ (d) $\Theta$ (n)(c) $\Theta(\sqrt{n})$			17,20,19,12		{0,1}. For any positive integers a and n,
96. Consider the recurrence function T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2\\ 2, 0 < n \le 2 \end{cases}$ $z \leftarrow 1$ for $i \leftarrow 0$ to $k-1$ do $z \leftarrow z^2 \mod n$ if $c[i] = 1$ then $z \leftarrow (z \times a) \mod n$ return $z$ Then T (n) in terms of $\Theta$ notation is (a) $\Theta (\log \log n)$ (c) $\Theta (\sqrt{n})$ (b) $\Theta (\log n)$ (d) $\Theta (n)$ Then $z \leftarrow 0$ to $k-1$ do $z \leftarrow z^2 \mod n$ if $k = 4, c = <1,0,1,1>, a = 2$ and $n = 8$ , then the output of DOSOMETHING (c,a,n) is	Ans	(b):	GATE 2017 (SHIII-II)		DOSOMETHING (c,a,n)
$T(n) \begin{cases} 2T(\sqrt{n}+1, n > 2 \\ 2, 0 < n \le 2 \end{cases}$ Then T(n) in terms of $\Theta$ notation is (a) $\Theta(\log \log n)$ (b) $\Theta(\log n)$ (c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ Interpretation of the state of the			ce function		
Then T (n) in terms of $\Theta$ notation isthen z ( $z \times a$ ) mod n(a) $\Theta$ ( $\log \log n$ )(b) $\Theta$ ( $\log n$ )(c) $\Theta$ ( $\sqrt{n}$ )(b) $\Theta$ ( $\log n$ )(c) $\Theta$ ( $\sqrt{n}$ )(c) $\Theta$ ( $\sqrt{n}$ )(c) $\Theta$ ( $\sqrt{n}$ )(c) $\Theta$ ( $n$ )(c) $\Theta$ ( $\sqrt{n}$ )(c) $\Theta$ ( $n$ )(c) $\Theta$ ( $\sqrt{n}$ )(c) $\Theta$ ( $n$ )(c) $\Theta$ ( $n$ )(c) $\Theta$ ( $n$ )(c) $\Theta$ ( $n$ )		T (n) $\begin{cases} 2T(\sqrt{n}+1, n > 2) \\ 2 \\ 0 < n \end{cases}$	2 n < 2		do $z \leftarrow z^2 \mod n$
(a) $\Theta(\log \log n)$ (b) $\Theta(\log n)$ return z(c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ If $k = 4$ , $c = <1,0,1,1>$ , $a = 2$ and $n = 8$ , then the output of DOSOMETHING (c,a,n) is					
(c) $\Theta(\sqrt{n})$ (d) $\Theta(n)$ If k = 4, c = <1,0,1,1>, a = 2 and n = 8, then the output of DOSOMETHING (c,a,n) is					return z
output of DOSOME I HING (c,a,ii) is			.,		
	_				GATE 2015 (Shift-III)
Ans. (b) : Ans. 0	Ans.	(b):		Ans.	
Computer Science Paper-I 51 YC	Com	puter Science Paper-I	4	51	УСТ

102. Consider a B+ tree in which the search key is (a) 284 (b) 213 12 bytes long, block size is 1024 bytes, record (c) 142 (d) 71 pointer is 10 bytes long and block pointer 8 GATE 2015 (Shift-III) bytes longs. The maximum number of keys that Ans. (c) : can be accommodated in each non-leaf node of 109. While inserting the elements 71, 65, 84, 69, 69, the tree is 83 in an empty binary search tree (BST) in the GATE 2015 (Shift-III) sequenceshown, the elements in the lowest level Ans. 50 is-**103.** Let G be a connected undirected graph of 100 (a) 65 (b) 67 vertices and 300 edges. The weight of a (c) 69 (d) 83 minimum spanning tree of G is 500. When the GATE 2015 (Shift-III) weight of each edge of G is increased by five, Ans. (b) : the weight of a minimum spanning tree 110. Let G be a connected planar graph with 10 becomes vertices. If the number of edges on each face is GATE 2015 (Shift-III) three, then the number of edges in G is Ans. 995 GATE 2015 (Shift-I) 104. Assume that a mergesort algorithm in the Ans. 24 worst case takes 30 seconds for an input of size 111. The least number of temporary variables 64. Which of the following most closely required to create a three address code in static approximates the maximum input size of a single assignment from for the expression problem that can be solved in 6 minutes? q+r/3+s-t\*5+u\*v/w is (a) 256 (b) 512 GATE 2015 (Shift-I) (c) 1024 (d) 2048 Ans. 2 GATE 2015 (Shift-III) Let G = (V, E) be a simple undirected graph 112. Ans. (b) : and s be a particular vertex in it called the 105. Consider a binary tree T that has 200 leaf nodes. Then, the number of nodes in T that source. For  $x \in V$ , let d(x) denote the shortest have exactly two children are distance in G from s to x. A breadth first GATE 2015 (Shift-III) search (BFS) is performed starting at s. Let T Ans. 199 be the resultant BFS tree. If (u, v) is an edge of G that is not in T, then which one of the 106. Consider a software project with the following following CANNOT be the value of d(u)-d(v)? information domain characteristics for (a) -1 (b) 0 calculation of function point metric. (c) 1 (d) 2 Number of external inputs (I) = 30 Number of external outputs (O) = 60 GATE 2015 (Shift-I) Number of external inquiries (E) = 23 Ans. (d) : Number of files (F) = 08113. Consider a max heap, represented by the Number of external interfaces (N) = 02array: 40, 30, 20, 10, 15, 16, 17, 8, 4 It is given that the complexity weighting factors 8 9 Array 1 2 3 4 5 6 7 for I, O, E, F and N are 4, 5, 4, 10 and 7, Index respectively. It is also given that, out of 40 30 20 10 15 16 17 Value 8 4 fourteen value adjustment factors that Now consider that a value 35 is inserted into influence the development effort, four factors this heap. After insertion, the new heap is are not applicable, each of the other four (a) 40, 30, 20, 10, 15, 16, 17, 8, 4, 35 factors have value 3, and each of the remaining (b) 40, 35, 20, 10, 30, 16, 17, 8, 4, 15 factors have value 4. The computed value of (c) 40, 30, 20, 10, 35, 16, 17, 8, 4, 15 function point metric is (d) 40, 35, 20, 10, 15, 16, 17, 8, 4, 30 GATE 2015 (Shift-III) GATE 2015 (Shift-I) Ans. 612 to 613 Ans. (b) : 107. Consider the following array of elements. 114. The height of a tree is the length of the longest (89, 19, 50, 17, 12, 15, 2, 5, 7, 11, 6, 9, 100) root-to-leaf path in it. The maximum and The minimum number of interchanges needed minimum number of nodes in a binary tree of to convert it into a max-heap is height 5 are (a) 4 (b) 5 (a) 63 and 6 respectively (c) 2 (d) 3 (b) 64 and 5, respectively GATE 2015 (Shift-III) (c) 32 and 6, respectively (d) 31 and 5, respectively Ans. (d) : GATE 2015 (Shift-I) 108. The result evaluating the postfix expression 10 5 + 60 6 / \* 8 - is Ans. (a) :